An Automated, Efficient and Static Bitwidth Optimization Methodology Towards Maximum Bit-width-to-Error Tradeoff with Affine Arithmetic Model

> Yu Pu ^{1,2} Pu_Yu@nus.edu.sg

Yajun Ha¹ elehy@nus.edu.sg

National University of Singapore¹ Technische Universiteit Eindhoven²



> Introduction

>AA Bit-width analysis methodology

Experimental results and verification

Summary & Conclusions



>Introduction

>AA Bit-width analysis methodology

Experimental results and verification

Summary & Conclusions

Bit-width analysis is important!



Bit-width analysis guarantees the precision of computation results.

Bit-width analysis trades-offs precision with hardware resources, such as silicon area, power, etc.

We focus on static bit-width analysis



Simulation based analysis vs. Static analysis

Simulation based analysis

- > Monte-Carlo style simulation, iterative trial
- Close to optimal bit-width results
- Often huge searching space with full coverage of input vectors, thus running time inefficient

Static analysis

- Infer bit-width for integer by value range propagation (forward, backward propagation)
- Infer bit-width for fraction by precision analysis
- Sub-optimal bit-width results
- Much shorter running time and iteration reduced

Interval Arithmetic overestimates bit-width

- Existing static bit-width analysis methods are IA based.
- What is Interval Arithmetic (IA)?

An uncertain variable $\overline{\chi}$ is expressed as $\overline{\chi} = [x_{\min}, x_{\max}]$ Take addition for an example: $\overline{z} = \overline{x} + \overline{y} = [x_{\min} + y_{\min}, x_{\max} + y_{\max}]$

> An Example



IA overestimates bit-width, enabling fairly pessimistic results.7

Affine Arithmetic estimates bit-width better

> What is Affine Arithmetic (AA)



Previous Example

Program			
b	= a - a;	Σ	
a is	16-bit long		

Affine Expressions

$$a = a_0 + a_1 \varepsilon_a$$

$$b = (a_0 + a_1 \varepsilon_a) - (a_0 + a_1 \varepsilon_a);$$

$$= 0;$$

Results:

b is 1-bit long

AA models correlation between variables, enables tighter range propagation through cancelling some uncertainties along data-path.

We extend AA for bit-width analysis

- Fang et. al. (CMU) have introduced AA model into the verification of the finite-precision effects in DSP applications. Detailed mathematical reasoning has been explained in [1] [2].
- We extend AA model for bit-width analysis.



- [1] C. F. Fang, R. A. Rutenbar, M.Puschel and T. Chen, "Towards efficient static analysis of finite precision effects in DSP applications via affine arithmetic modeling," in *Proceedings of 40th Design Automation Conference*, pp.496 501, 2003.
- [2] C. F. Fang, R. A. Rutenbar, M. Puschel and T. Chen, "Fast, accurate static analysis for fixed-point finite-precision effects in DSP designs," in *Proceedings of the International Conference on Computer Aided Design (ICCAD'03)*, pp.275- 282, San Jose, California, USA, 2003.

Closely related work

A similar research was conducted by Dr. Lee [3] (imperial college). They applied AA together with the adaptive simulated annealing algorithm to find the optimal fractional bits.

[3] D-U. Lee, A. A. Gaffar, O. Mencer, W. Luk, "MiniBit: Bit-width optimization via affine arithmetic," in *Proceedings of the 42nd annual conference on Design automation*, June, 2005.



> Introduction

>AA Bit-width analysis methodology

Experimental results and verification

Summary & Conclusions



User interface for MISO system

Name	Direction	Max	Min
	in		
Output [Error tolerance]			Bitwidth Ana
probabilistic 🗐	Yes Probability		- Reset





Variable expression

Assume that there are totally N floating-point variables whose upper quantization error bounds are expressed as $|\Delta_1|, |\Delta_2|, |\Delta_3| \cdots |\Delta_N|$

When they are transformed to fixed-point, the actual quantization errors incurred at each of them are expressed in affine forms as

 $\left|\Delta_{1}\right|\varepsilon_{1}, \left|\Delta_{2}\right|\varepsilon_{2}, \left|\Delta_{3}\right|\varepsilon_{3}, \cdots \left|\Delta_{N}\right|\varepsilon_{N}$









Hard error analysis

The designer-specified output error tolerance ${\rm E}_{\rm spec}$ sets the upper bound of $~\Delta_{\it output}$

 $\left|A_{1}\right|\left|\Delta_{1}\right|\varepsilon_{1}+\left|A_{2}\right|\left|\Delta_{2}\right|\varepsilon_{2}+\left|A_{3}\right|\left|\Delta_{3}\right|\varepsilon_{3}+\cdots+\left|A_{N}\right|\left|\Delta_{N}\right|\varepsilon_{N}=\Delta_{output}\leq Espec$

To fully insures the output error not to exceed the designerspecified error tolerance, we take the extreme scenario, i.e.,

 $\varepsilon_1 = \varepsilon_2 = \varepsilon_3 = \dots = \varepsilon_N = 1$ Therefore, we have $|A_1||\Delta_1| + |A_2||\Delta_2| + |A_3||\Delta_3| + \dots + |A_N||\Delta_N| \le Espec$

Assign non-negative weights to each term of the equation,

$$\sum_{i=1}^{N} W_i |A_i| |\Delta_i| = Espec$$
$$\sum_{i=1}^{N} W_i = 1$$

In our research, we assign each term with same weights $W_i = 1/N$



Probabilistic error analysis

In most of the DSP designs, the designer allows certain degree of error rate, which enables a larger bit-width-to-error tradeoff than using hard error analysis. Our probabilistic error analysis almost insures that the probability for the output error to lie in the specified error tolerance is higher than the designer specified parameter λ

 $|A_{1}||\Delta_{1}|\varepsilon_{1}+|A_{2}||\Delta_{2}|\varepsilon_{2}+|A_{3}||\Delta_{3}|\varepsilon_{3}+\cdots+|A_{N}||\Delta_{N}|\varepsilon_{N}=\Delta_{output}\leq Espec$

Let
$$|A_i| |\Delta_i| = |A_i| |\Delta_i| = \cdots = |A_i| |\Delta_i| = k$$
,

the equations depicts a sum of many statistically independent and identical distributed terms. By the central limit theorem, the equation approaches a Gaussian CDF.

$$\frac{\Delta_{output}}{\sqrt{N}\sqrt{Variance}} \to N(0,1)$$

$$Variance = k^{2}/3 = (|A_{i}||\Delta_{i}|)^{2}/3$$

$$prob(|\Delta_{output}| \le E_{spec}) \ge \lambda$$

$$|\Delta_{i}| \longrightarrow f_{i}$$

Outline

- > Introduction
- > Motivation
- > AA Bit-width analysis methodology
- **Experimental results and verification**
- Summary & Conclusions

Experimental Results

A butterfly part in IDCT

 $X_1 \in [-128, 127]$ $X_2 \in [-128, 127]$ Error tolerance at Y_2 is 1.0

In probabilistic error analysis, the probability $\lambda = 0.999$.



Experimental Results (Continued)



- Bit-width is normalized with respect to the IA based fractional bit-width.
- ➤ Hard error analysis → more than 30% fractional bit-width reduction
- > Probabilistic error analysis \rightarrow 50% reduction
- Tradeoff goes up as the relaxing the probabilistic restriction

Result Verification

- For the hard error analysis, whether the maximum output error lies within the specified tolerance after implementation?
- For the probabilistic error analysis, whether the probability for the output to lie in the specified error tolerance can be higher than the specified probability parameter?



Result Comparison and Analysis

Benchmark	Bit-width Analysis Method	Simulated output error	Specified Probability	Simulated Probability
Example I	IA based	0.02	N.A.	1
	AA based	0.22	N.A.	1
		0.47	0.99	1
		0.33	0.999	1
FIR filter	IA based	0.09	N.A.	1
	AA based	0.15	N.A.	1
		0.58	0.99	1
		0.58	0.999	1
4 th order polynomial	IA based	0.88	N.A.	1
	AA based	0.93	N.A.	1
		1.10	0.99	0.999
		0.95	0.999	1



- > Introduction
- > Motivation
- > AA Bit-width analysis methodology
- **Experimental results and verification**
- Summary & Conclusions

Summary & Conclusions

- An automated and efficient static bit-width analysis methodology based on AA model is presented.
- The proposed probabilistic error analysis can further shorten the bit-width and explore a larger bit-width-to-error tradeoff.

Limitations:

- Our method lies in algorithm level which does not consider the hardware cost function.
- We use Gaussian approximation during analysis, theoretically it is difficult to fully guarantee the error probability to be bounded. Therefore, we suggest that the specified probability should be flexibly restricted.

Thank you!