Sponsored By:
Best Paper Award
3B-2 : Protocol Transducer Synthesis using Divide and Conquer Approach
Shota Watanabe, Kenshu Seto, Yuji Ishikawa, Satoshi Komatsu, Masahiro Fujita (Univ. of Tokyo, Japan)
5A-1 : A New Methodology for Interconnect Parasitics Extraction Considering Photo-Lithography Effects
Ying Zhou (Texas A&M Univ., United States), Zhuo Li (Pextra Corp., United States), Yuxin Tian, *Weiping Shi (Texas A&M Univ., United States), Frank Liu (IBM, United States)
Design Contest Award
Outstanding Design Award:
1D-1 : A 1Tb/s 3W Inductive-Coupling Transceiver Chip
Noriyuki Miura, Tadahiro Kuroda (Keio Univ., Japan)
Special Feature Award:
1D-9 : Improving Execution Speed of FPGA using Dynamically Reconfigurable Technique
Roel Pantonial, Md. Ashfaquzzaman Khan, *Naoto Miyamoto, Koji Kotani, Shigetoshi Sugawa, Tadahiro Ohmi (Tohoku Univ., Japan)
1D-13 : Implementation of a Standby-Power-Free CAM Based on Complementary Ferroelectric-Capacitor Logic
Shoun Matsunaga, Takahiro Hanyu (Tohoku Univ., Japan), Hiromitsu Kimura, Takashi Nakamura, Hidemi Takasu (ROHM, Japan)