

*Programmable  
Fully-Integrated GPS  
receiver in 0.18  $\mu m$  CMOS  
with Test Circuits*


24 January 2007

M. Jenabi, N. Riahi, A. Fotowat

# Contents

- *GPS receiver RF section*
- GPS RF Blocks
- All of the probable problems
- GPS Design with Test Circuits
- Test Pins, Test Blocks, Test Modes
- The GPS receiver specifications
- Measurement results
- GPS-RF IC

# GPS receiver RF section



- Low-IF architecture
- Low-power
- On-chip single-ended LNA
- IF poly-phase filter (image-rejection, complex to real conversion)

- IF-Amp VGA + linear IF real filter
- Not sensitive to the filter noise
- Power / area decreased during single filtering
- Low energy at the image frequency

$f_{RF} = 1574.42 \text{ MHz}$


LNA

# Contents

- GPS receiver RF section
- *GPS RF Blocks*
- All of the probable problems
- GPS Design with Test Circuits
- Test Pins, Test Blocks, Test Modes
- The GPS receiver specifications
- Measurement results
- GPS-RF IC


# LNA

- Common source LNA with inductive degeneration:
  - High voltage gain
  - Low noise figure
  - Sufficient linearity
  - $L_g$  &  $L_s$  are bond-wires inductor model
- A single-ended LNA has been preferred to a balanced one to:
  - Reduce power consumption and silicon area
  - Substrate noise has been eliminated using deep N-Well
- Features:
  - 2.5 dB noise figure at 1.57GHz
  - 18dB voltage gain
  - 250MHz bandwidth
  - $S_{11}$  better than 12dB at the LNA passband
  - $I_{ss} = 2.5\text{mA}$




# I & Q mixers

- Single-balanced mixers in comparison with double-balanced mixers
  - Lower input noise
  - Leakage of LO frequency to the output
    - LO frequency is much higher than the IF, the output LO frequency would be eliminated completely
- Mixer load is a simple resistor
- Features:
  - $I_{SS} = 1.26\text{mA}$  for each mixer
  - Mixer gain = 16dB
  - LO rejection = -32dB




# *A second-order poly-phase filter*



- Recombine I and Q signal paths.
  - Single real path decreases the power consumption and the chip area
- RC structure with inputs and outputs symmetrically disposed
- Zero power consumption
- High image rejection
- Low sensitivity to mismatching in components
- High linearity
- The average image noise rejection = 20dB.

# Active RC filter




- High linearity
- High dynamic range
- Variable gain
  - Programmable capacitor and the resistor banks
  - No effect the frequency response and bandwidth
- Filter noise is high, (No effect on the receiver input noise due to the high gain of the LNA, mixer, and IF amplifier chain)

- Filter gain changes from -3dB to 52dB
- A cascade of a band-pass and a low-pass filter is used to implement a fourth-order transfer function
- Filter is centered a  $4f_0$
- Bandwidth = 5MHz (considering process variation, temperature range between  $-40$  to  $125$  degree, 10% variation on the L and C values)

$C_{in}$   
 $I_{Np}$




# *A quadrature LC VCO*



- Low phase noise fully-integrated quadrature LC VCO
- 4nH square inductors with a Q of 6
- MOS varactors
- Frequency tuning range = 450 MHz (considering process variation, temperature range between  $-40$  to  $125$  degree, 10% variation on the L and C values).
- Minimum signal output amplitude = 0.2 Vp-p, the mixer conversion gain drops in the smaller amplitude

# Frequency Synthesizer



- $f_{LO} = 1536 f_0 = 128 * 12 f_0$
- $f_{ref} = 12 f_0$
- Divided-by-128=7\*Divided-by-2

- Divide-by-2 block consists of two master slave flipflop implemented by CML logic with resistive loads

- Charge pump sends 0.3mA current pulses to the off-chip loop filter
- Filter BW=1.4MHz
- Settling Time=10 uSec
- $I_{SS} = 9.3 \text{ mA}$

**Fref**

**Frequ**  
**/Ph**  
**Dete**

# Contents

- GPS receiver RF section
- GPS RF Blocks
- *All of the probable problems*
- GPS Design with Test Circuits
- Test Pins, Test Blocks, Test Modes
- The GPS receiver specifications
- Measurement results
- GPS-RF IC

# All of the Probable Problems

| Defective Block | Problem  | Solutions to check the rest of the chip   |
|-----------------|--|---|
| LNA             | <ul style="list-style-type: none"> <li>-Gain value wrong</li> <li>-Noise Figure is high</li> <li>-Input mismatch!</li> <li>-Oscillates!!!</li> </ul>               | <ul style="list-style-type: none"> <li>-High gain: Reduce the input signal Level (m0)</li> <li>Low gain: Increase the input signal Level (m0)</li> <li>-Measure the NF at the IF output (m0)</li> <li>-Can be compensated by an external matching (m0)</li> <li>-Turn off the LNA input bias current, Increase the input signal level (m0)</li> </ul> |
| Mixer           | <ul style="list-style-type: none"> <li>-I &amp; Q mismatch!</li> <li>-Low conversion gain</li> </ul>   | <ul style="list-style-type: none"> <li>-Not critical (m0&amp;6&amp;7)</li> <li>-Change the mixer bias current (m0&amp;6&amp;7)</li> </ul>   |
| Polyphase       | <ul style="list-style-type: none"> <li>-RC error causes low image rejection</li> <li>-High loss</li> </ul>   | <p>Measure the polyphase frequency response (image rejection &amp; loss) by inputting I &amp; Q signals to the polyphase and measuring its output signal (m4&amp;5)</p>   |
| Filters         | <ul style="list-style-type: none"> <li>-Oscillation!</li> <li>-Frequency response is out of spec, has peaking</li> <li>-Low noise rejection, high spurs</li> </ul> | <p>Measure the filters frequency response by inputting signal to it and measuring its output signal (m0&amp;4)</p>  |


# *All of the Probable Problems*

|                    |   |  |
|--------------------|---|--|
| <b>Quantizer</b>   | <b>-False threshold voltage levels</b>  | <b>-Use an external quantizer from the IFamp3 output (m0)</b>  |
| <b>VCO</b>         | <b>-Output frequency is off<br/>-Does not oscillate<br/>-Low output amplitude</b> | <b>-Use external LO signal (m1&amp;7)<br/>-Use external LO signal (m1&amp;7)<br/>-Increase the VCO bias current (m0&amp;2&amp;6)</b> |
| <b>PLL Loop</b>    | <b>-Does not lock</b>   | <b>-Check divider, VCO, PFD separately (m2&amp;6)</b>  |
| <b>Divider</b>     | <b>-Does not work</b>   | <b>-Use external Lo signal, check the divider output (m6)</b>  |
| <b>PFD</b>         | <b>-Does not work</b>   | <b>-Use of the PFD input signal, check the charge pump output (m5)</b>   |
| <b>Charge pump</b> | <b>-Bias current changed</b>  | <b>-Compensate it by changing the loop filter element values (m5)</b>  |

# Contents

- GPS receiver RF section
- GPS RF Blocks
- All of the probable problems
- *GPS Design with Test Circuits*
- Test Pins, Test Blocks, Test Modes
- The GPS receiver specifications
- Measurement results
- GPS-RF IC


# GPS Design with Test Circuits



- 1: 000 Normal
- 2: 001 Ext. VCO
- 3: 010 VCO Test
- 4: 011 IF Test
- 5: 100 RC Filter
- 6: 101 PFD Test / IFamp2
- 7: 110 Mixer / VCO Test
- 8: 111 Mixer / Ext. VCO

- 1) Normal.
- 2) VCO OFF.
- 3) BEI&BEQ OFF / DoSen OFF / PFDF OFF.
- 4) DPQ&DPI ON / Mixer & IFamp1 OFF / OMI&OMQ OFF.
- 5) DoSen OFF / IFamp2 OFF / FiltF ON.
- 6) DoSen OFF / Divider OFF / PFDF ON / DPI&DPQ ON / IFamp1 OFF / FiltF OFF / IFamp2 OFF.
- 7) IFamp1 OFF / OMI&OMQ ON / BEI&BEQ OFF.
- 8) BEI&BEQ ON / VCO OFF / OMI&OMQ ON / IFamp1 ON.

# *Test circuits for testing blocks*





# Contents

- GPS receiver RF section
- GPS RF Blocks
- All of the probable problems
- GPS Design with Test Circuits
- *Test Pins, Test Blocks, Test Modes*
- The GPS receiver specifications
- Measurement results

# *Test Pins*

- **6 input bias current test pins to control the main circuit blocks. Bias current for LNA, Mixer, IFAmps, Filter OpAmps, VCO, Dividers are programmable**
- **2 External input LO pins**
- **4 input pins for I & Q IF signals**
- **2 output pins to check the mixers output**
- **2 input/output pins to check polyphase outputs or IF input signal for the filter**
- **2 output pins to check IFamp3 output**
- **2 input/output pins to check the divider output or 12 MHz input signal for PFD**


# *Test Blocks*

- **Input drivers for the test modes:**  
DPI & DPQ (4 MHz quadrature inputs), FiltF (4 MHz filter input), PFDF (12 MHz PFD inputs).
- **Output drivers for the test modes:**  
OMI & OMQ (4 MHz Mixer outputs), PoSen (4 MHz Polyphase outputs), DoSen (12 MHz Divider-by-128 outputs).
- **LO drivers:**  
BEI & BEQ (1.57 GHz Mixer LOs)

# *Test Modes*


- 1: 000 Normal**
- 2: 001 Ext. VCO**
- 3: 010 VCO Test**
- 4: 011 IF Test**
- 5: 100 RC Filter**
- 6: 101 PFD Test / IFamp2**
- 7: 110 Mixer / VCO Test**
- 8: 111 Mixer / Ext. VCO**

# Mode 1, Normal




- Normal mode of GPS receiver
- All test circuit blocks is off

# Mode 2, Ext. LO




- Fault detecting blocks:
  - VCO, Divider

# Mode 3, VCO Test



- Fault detecting blocks:
  - VCO


# Mode 4, IF Test



- Fault detecting blocks:
  - IFamp2, Quantizer




# Mode 5, RC Filter




- Fault detecting blocks:
  - RC Filter, Quantizer

# Mode 6, PFD Test/ IFamp2




- Fault detecting blocks:
  - PFD, Charge Pump, IFamp2, Quantizer

# Mode 7, Mixer/ VCO Test



- Fault detecting blocks:
  - VCO, LNA, Mixers

# Mode 8, Mixer/ Ext. LO



- Fault detecting blocks:
  - LNA, Mixers, Divider

# Contents

- GPS receiver RF section
- GPS RF Blocks
- All of the probable problems
- GPS Design with Test Circuits
- Test Pins, Test Blocks, Test Modes
- *The GPS receiver specifications*
- Measurement results
- GPS-RF IC

# *The GPS receiver specifications*

|                           |  |
|---------------------------|--|
| <b>Supply Voltage</b>     | <b>1.8 volt</b>                            |
| <b>Technology</b>         | <b>0.18 um, CMOS</b>                       |
| <b>Architecture</b>       | <b>Low IF</b>                              |
| <b>Input RF Frequency</b> | <b>1575.42 MHz, GPS L1</b>                 |
| <b>LO Frequency</b>       | <b>1571.328 MHz</b>                        |
| <b>Input Matching</b>     | <b>&lt;-12dB ( 50<math>\Omega</math> )</b> |
| <b>Noise Figure</b>       | <b>3 dB</b>                                |
| <b>Total Voltage Gain</b> | <b>120 dB</b>                              |
| <b>VGA Range</b>          | <b>55 dB</b>                               |
| <b>Image Rejection</b>    | <b>-20 dB</b>                              |
| <b>Output Format</b>      | <b>1, 1.5 and 2 bit (FSample=4f0 MHz)</b>  |
| <b>Power Consumption</b>  | <b>19.5 mA at 1.8 volt</b>                 |
| <b>Chip Area</b>          | <b>6.61 mm<sup>2</sup></b>                 |

# Contents


- GPS receiver RF section
- GPS RF Blocks
- All of the probable problems
- GPS Design with Test Circuits
- Test Pins, Test Blocks, Test Modes
- The GPS receiver specifications
- *Measurement results*
- GPS-RF IC

# Current Consumption

| <b>Section name</b> | <b>Block name</b>       | <b>Current Consumption (mA)</b> |
|---------------------|-------------------------|---------------------------------|
| <b>RF section</b>   |                         | 5.086                           |
|                     | <b>LNA</b>              | 2.504                           |
|                     | <b>Mixer</b>            | 1.291                           |
| <b>IF section</b>   |                         | 6.252                           |
|                     | <b>IF</b>               | 5.929                           |
|                     | <b>Digital section</b>  | 0.323                           |
| <b>Synthesizer</b>  |                         | 6.711                           |
|                     | <b>VCO</b>              | 2.096                           |
|                     | <b>Synth-HF section</b> | 1.339                           |
|                     | <b>Synth-LF section</b> | 3.276                           |
| <b>Bias</b>         |                         | 1.041                           |
|                     | <b>BG-Bias</b>          | 1.041                           |
| <b>Total</b>        |                         | <b>19.09</b>                    |





# IF filter frequency response and variable gain range




# 1-bit quantizer output

# 2-bit quantizer output



# Synthesizer Lock Range




| <i>Reference freq (MHz)</i> | <i>VCO freq (GHz)</i> |
|-----------------------------|-----------------------|
| <b>21.00</b>                | <b>1.344</b>          |
| <b>24.55</b>                | <b>1.571</b>          |
| <b>27.00</b>                | <b>1.728</b>          |


# *Contents*

- GPS receiver RF section
- GPS RF Blocks
- All of the probable problems
- GPS Design with Test Circuits
- Test Pins, Test Blocks, Test Modes
- The GPS receiver specifications
- Measurement results
- *GPS-RF IC*

# Marble-IC2 Pinout




# Layout



**Die Size :  $2573.200 * 2571.015 (\mu\text{m} * \mu\text{m}) = 6.61 \text{ mm}^2$**

# *Die Photograph*



# *Marble-IC2 Package*



Package type for the GPS-RF chip is  
TQFP-48 pin.



Thank You...