

# ROUTABILITY DRIVEN MODIFICATION METHOD OF MONOTONIC VIA ASSIGNMENT FOR 2-LAYER BALL GRID ARRAY PACKAGES

Yoichi TOMIOKA , Atsushi TAKAHASHI

Department of Communications and Integrated  
Systems, Tokyo Institute of Technology, Japan

# BACKGROUND

## BGA Packages

- A number of connections
- High-density
- Consuming much time in manual routing



Automation


## Routing Problem for BGA packages

### Difficulty

- A number of nets in narrow area
- Tight Requirements

### Characteristics

- Simple structure
- Near-monotonic netlist



### Routing Method for 2-layer BGA

- ◆ Via placement
- ◆ Global routing design

# PREVIOUS WORKS

- Single-layer
  - Monotonic pin assignment [ICCAD95, Yu *et al.*] [97, Shibata *et al.*]
  - Free-assignment flip chip routing [ICCAD05, Fang *et al.*]
  - Pre-assignment flip chip routing [DAC07, Fang *et al.*]
- Multi-layer (**Give no via placements**)
  - Layer assignment and routing for PGA [TCAD98, Tsai *et al.*]
  - Layer assignment and routing for BGA [ICCAD99, Chen *et al.*]

- **Two-layer**


- Iterative via placement modification [TCAD06, Kubo *et al.*]  
Generate **via placement** and **global routes on layer 1**  
**No global routes on layer 2**




Our method proposed here (enhancement of Kubo's method)

- Improve computational complexity
- Generate global routes on layer 2

# A MODEL OF 2-LAYER BGA PACKAGE



## Routing Design




Connection requirements are given

- ❑ Wire connects a finger and a ball
- ❑ Plating leads are used for electrical plating

# VIA GRID ARRAY

- ▶ Divide a package into four sectors




Via placement



Via assignment  $\Phi$  : vias  $\rightarrow$  grid nodes

— L1 route  
 — L2 route

at most one via




Each net has just one via

# VIA ASSIGNMENT

Global routing depends on via assignment


Bad via assignment

Low routability



Good via assignment

High routability



Propose improved via assignment method

# MONOTONIC VIA ASSIGNMENT

## Classification of Routes


[ICCAD95, Yu *et al.*]

**monotonic** : if any horizontal line intersects at most once


**non-monotonic** : otherwise

**monotonic  
via assignment**

All routes on layer 1 can be monotonic  
Monotonic routing pattern is unique



**non-monotonic  
via assignment**




# OBJECTIVES

Generate **monotonic via assignment** and global routing

Layer 1

Monotonic routing patterns




(maximum wire congestion)  $\leq$  (allowable congestion)

Layer 2

Routing pattern generated on the routing graph

Connect all vias and balls without intersections





# OUTLINE OF OUR METHOD

[TCAD06, Kubo *et al.*]

9

Our contribution

Netlist

**Initial via assignment**

Place vias near their balls under monotonic condition

Iterative via modification

**Phase 1**

Improve layer 1, Keep layer 2





Improve computation complexity

**Phase 2**

Improve layer 2, Keep layer 1

Introduce a new modification

Via assignment  
Global Routing



## Objectives:

Layer 1 :

Improve  $\left\{ \begin{array}{l} \text{total wire length} \\ \text{max wire congestion} \end{array} \right.$

Layer 2 : (no global routing)

Keep via-ball distance small

**By modification:** EXC, ROT, MSEQ

Routes change



- Layer 1: drastic
- Layer 2: small

In each iteration, apply max gain modification

■ Max gain computation  $O(N^2) \longrightarrow O(N)$

■ Handling mold gates


N : #(grid nodes)



# MODIFICATIONS


## Exchange (EXC)

Vertically adjacent vias




## Rotation (ROT)

Three vias on a unit square



## Monotonic Sequence (MSEQ)

H : Either left or right  
V : Either above or below



#patterns

$O(N)$

$O(N)$

exponential

max. gain

$O(N)$

$O(N)$

$O(N^2) \rightarrow O(N)$

N : #(grid nodes)

# COST FUNCTION OF PHASE 1

$$COST_1(\Phi) = \sum \left\{ \begin{array}{ll} \text{Wire congestion balance on L1} & F \\ \text{Wire length on L1} & C \\ \text{Wire length on L2} & D \\ \text{Penalty for mold gates} & OBS \end{array} \right.$$


$$= \sum (\text{local costs of vias})$$




Gain of each modification

$$= \text{Cost before mod.} - \text{Cost after mod.}$$

$$= \sum (\text{local gains of grid nodes})$$



# MSEQ AND LOCAL GAIN




Focus on above-right MSEQs


Four vias (g,h,i,j) in MSEQ

Nets in the region  after applying the MSEQ are specified



Local gain in the region 



Local gain



# COST GRAPH OF EACH VIA (KUBO'S COST GRAPH)



| MSEQs starting via e     | Cost Graph of via e            |
|--------------------------|--------------------------------|
| #MSEQs is exponential    | $ V ,  E  : O(N)$              |
| Max. gain MSEQ<br>$O(N)$ | Longest path<br>$O( V  +  E )$ |

Max. gain MSEQ :  $O(N^2)$


N : #(grid nodes)



# OUR COST GRAPH

Combine cost graphs of different vias

$|V|$  and  $|E|$  are  $O(N)$

Max. gain is obtained in  $O(N)$





## Objectives:

Layer 2 : (global routing)

Improve completion ratio of nets

Layer 1:

Keep  $\left\{ \begin{array}{l} \text{total wire length} \\ \text{max wire congestion} \end{array} \right\}$  small

By modifications : CEXC

Routes change

Layer 1 : small

Layer 2 : drastic


In each iteration, apply max gain modification

- Generate global routing on layer 2
- Introduce a new modification



# ROUTING GRAPH


- The routing graph for Via Assignment  $\Phi$



- Correspond to the routing resource on layer 2
- Generate routes by the rip-up and reroute technique

# COST FUNCTION OF PHASE 2


$$COST_2(\Phi) = \sum \left\{ \begin{array}{l} \text{Wire congestion violations on L1} \quad \Delta \\ \text{Wire length on L2} \quad L \\ \text{Unconnected nets on L2} \quad U \end{array} \right.$$



# CEXC (COAST EXCHANGE)


- Exchange two vias

CEXC



Difference of labels is small

EXC



Vertically adjacent

L1

little

drastic

L2

drastic

little

# EXPERIMENTS

- Implement our proposed method
  - C++ language
  - Intel Pentium 4, 3.4GHz
  - 1GB memory


Inputs similar to practical cases are artificially generated

- Compare the execution time (Kubo's cost graph vs. Ours)
- Effect of CEXCs

# RESULTS OF PHASE 1

10 times faster than Kubo's method

|       | #net | Kubo [sec] | Phase1 [sec] |
|-------|------|------------|--------------|
| data1 | 316  | 44.96      | 2.58         |
| data2 | 192  | 8.37       | 0.86         |
| data3 | 160  | 10.58      | 1.29         |
| data4 | 160  | 9.57       | 1.09         |
| data5 | 160  | 8.33       | 0.85         |



# RESULTS OF PHASE 2

Improve completion ratio drastically

Connect all nets in four data


|       | #net | U      | $\Delta$    | Phase 2 [sec] |
|-------|------|--------|-------------|---------------|
| data1 | 316  | 11 → 5 | 2.8 → 2.8   | 61.3          |
| data2 | 192  | 3 → 0  | 47.6 → 40.0 | 3.3           |
| data3 | 160  | 5 → 0  | 7.3 → 5.3   | 4.3           |
| data4 | 160  | 3 → 0  | 11.5 → 11.5 | 2.3           |
| data5 | 160  | 0 → 0  | 7.1 → 2.8   | 0.8           |

$$\Delta = 1$$

∥

Exceed one wire between adjacent grid nodes


Try to connect many unconnected nets




# OUTPUT EXAMPLES (DATA4)

Completion ratio is improved without changing routes on layer 1 drastically

Output of Phase 1



Output of Phase 2



$$\Delta = 11.5$$

# CONCLUSIONS

- Propose via assignment method based on Kubo's method
  - In phase 1, 10 times faster than Kubo's method
  - Improve the routability drastically and speedily

## Future Work

- Initial via assignment
- Realization of plating leads on both layers
- Multi-layer via assignment and global routing




Quick package routing system  
by using properties of BGA package



Thanks for your attentions !

# #VERTICES AND #EDGES IN OUR COST GRAPH



#(vertices whose last element is  $i$ )

At most 7

,  $i$

,  $l_1, i$

,  $b_1, i$

$l_2, l_1, i$

$s_1, l_1, i$

$s_1, b_1, i$

$b_2, b_1, i$

#(outgoing edges of a vertex)

At most 2

,  $i, r_2$

,  $i$

,  $i, r_1$

#vertices =  $O(N)$


#edges =  $O(N)$

# COST FUNCTION OF PHASE 1


Wire congestion balance on L1 **F**

Wire length on L2 **D**

left congestion=2 right congestion=1




Congestion balance = | left - right | = 1



Manhattan distance

Wire length on L1 **C**

Penalty for mold gates **OBS**



#(vias on mold gates)

#intersections = 0

#intersections = 3

$$COST_1(\Phi) = \alpha_1 C + \beta_1 D + \gamma_1 F + \delta_1 OBS$$

In our experiments,  $\alpha_1 = \beta_1 = \gamma_1 = 1$      $\alpha_1, \beta_1, \gamma_1 \ll \delta_1$

## COST FUNCTION OF PHASE 2

Wire congestion violations on L1  $\Delta$

(violation) =  $\text{MAX}\{(\text{wire congestion}) - (\text{allowable congestion}), 0\}$

Wire length on L2  $L$

Total wire length on the routing graph

Unconnected nets on L2  $U$

#(unconnected nets on the routing graph)

$$COST_2(\Phi) = \alpha_2 \Delta + \beta_2 L + \gamma_2 U$$

In our experiments,  $\alpha_2 = 1, \beta_2 = \frac{1}{4}$       $\alpha_2, \beta_2 \ll \gamma_2$