Non-Gaussian Statistical Timing Models of Die-to-Die and Within-Die Parameter Variations for Full Chip Analysis

Katsumi Homma, Izumi Nitta, Toshiyuki Shibuya
Fujitsu Laboratories LTD.
Motivation

- Process random variations are increasing with the advent of deep sub-micron technologies.
- Statistical Static Timing Analysis (SSTA) tools can be employed to verify timing and to predict timing yield.
  - Timing yield is essential for high-performance microprocessor designs to fabricate high ranked chips as many as possible.
- However, SSTA tools are still not efficient to handle the high-performance designs with so many critical paths.
  - Errors of statistical MAX operation are accumulated to be too large to ignore.
  - The delay distribution is not a Gaussian anymore.

Objectives:

- Propose fast, accurate, practical timing yield calculation method for high-performance designs.
  - Calculate statistical MAX iteratively with considering D2D correlation.
  - Adopt piecewise linear approximation to express the delay distribution.
Die-to-Die and Within-Die Variations

Total Process Variations

Within-Die (WID)

Die-to-Die (D2D)

Within-Die (WID)

Fast

Typ

Slow

-3σ

D = Dtyp + dDintra₁ +...+ dDintraₖ + dDinter

σ

σ

Requirement for Delay Variation Model

• Non-Normality expression for statistical MAX
• Simple model for fast statistical calculation.
Our Delay Variation Model

We propose the following delay model for D2D and WID variations.

\[ D = D_{typ} + d_{D_{intra}} + d_{D_{inter}} \]

- **dDintra: WID element**
  - Independent for each gate or wire.
  - Adopting piecewise linear approach.

- **dDinter: D2D element + WID correlation**
  - \( d_{D_{inter}} = a_p \cdot z \ (z \geq 0) = a_n \cdot z \ (z < 0) \)
  - \( a_p, a_n: \) constant
  - \( z: \) normal random variable common on the chip.

Timing yield can be practically predicted by using this model.

Statistical Operations in SSTA

Statistical operations of WID and D2D elements.

WID

Statistical ADD

D2D \((ap_1, an_1) (ap_2, an_2) = (ap_1 + ap_2, an_1 + an_2)\)

\[
\int_{-\infty}^{\infty} f(t) = \int f_1(t-s)f_2(s)ds
\]

Convolution

\[
f(t) = f_1(t)F_2(t) + F_1(t)f_2(t)
\]

\(F_1, F_2 : \text{CDF of } f_1, f_2\)

\(f_1, f_2 : \text{non-independent}\)

then \(f : \text{upper bound}\)

\[
= (\max(ap_1, ap_2), \min(an_1, an_2))
\]
Definition of Chip Delay Distribution

Chip Delay Distribution = \( S_{\text{max}}(\text{Check Path Delay Dist.}) \)

Precise method considering WID and D2D is full-chip Monte Carlo simulation but too time-consuming.
Practical Monte Carlo Method

• Step 1: Calculate WID and D2D distributions of each check path by SSTA method.
• Step 2: Calculate the chip delay distribution by Monte Carlo using each path WID and D2D distributions

Practical Monte Carlo Method is still time consuming

A. Agarwal et al. proposed fast computing methods in Proc. ICCAD’03, pp900-907.
• Step 1: Calculate SMAX of WID distributions and SMAX of D2D distributions.
• Step 2: Calculate the convolution of these two distributions.

Error increases with the number of paths.
• The method calculates the distribution of $\max(x_1, x_2) + \max(y_1, y_2)$.
• The random variable of SMAX is $\max(x_1 + x_2, y_1 + y_2)$.

$\max(x_1, x_2) + \max(y_1, y_2) \geq \max(x_1 + x_2, y_1 + y_2)$. 
Previous Method 2

- Step 1: Calculate the convolution of WID and D2D distributions of each path.
- Step 2: Calculate SMAX of these distributions for all paths.

Error increases with the number of paths.
- The method ignores D2D correlations.
Proposed Method (1)

Calculate WID and D2D elements of Statistical MAX distribution considering D2D correlation

- **Step 1**: Calculate SMAX of WID distributions and let this result be WID element of Statistical MAX distribution.
- **Step 2**: Calculate mean and sigma of the Statistical MAX distribution of path1 and path2 considering D2D correlation.
- **Step 3**: Use moment matching method to calculate D2D element of Statistical MAX distribution from results of Step 1, 2.

For three or more paths, apply Step 1 to 3 iteratively.
Proposed Method (2)

• More accurate than previous methods.
  - Considering the correlation of D2D statistically in Step2.
• The proposed method is time consuming.
  - Mean and sigma calculation of the SMAX considering D2D correlation (Step2) is time-consuming.
• Speed up technique of the proposed method is needed.

Speed up by skipping the SMAX operation (Step1 to 3) for check path having small delay.
Speed up of Proposed Method

Dominance of $c_{pi} = \frac{|M_t - M_d|}{M_d}$

- If the dominance of $c_{pi}$ is small,
  - $S_{max}(c_{p1},..,c_{pi-1}) \sim S_{max}(c_{p1},..,c_{pi})$.
  - $c_{pi}$ does not affect chip delay.
  - $c_{pi}$ can be skipped in the SMAX operation.

- Dominance of $c_{pi}$ can be estimated using only statistics of $c_{pi}$ and $S_{max}(c_{p1},..,c_{pi-1})$ without $M_t$.
- The estimated dominance enable us to prune check paths effectively.
Experiment

The following four methods are applied to actual chip designs.

- Proposed Method (Check paths having dominance less than $3 \times 10^{-4}$ are pruned)
- Practical Monte Carlo Method (10,000 iterations)
- Previous Method 1
- Previous Method 2

The following three Chip designs, 130nm to 65nm, are evaluated

- Data A : 60,116 paths
- Data B : 701 paths
- Data C : 100,000 paths
Accuracy

The proposed method is more accurate than previous methods.
The proposed method is much faster than Monte Carlo because of the path pruning technique. (pruned less than $3 \times 10^{-4}$)

<table>
<thead>
<tr>
<th>Chip</th>
<th>Proposed Method</th>
<th>Monte Carlo</th>
<th>Proposed Method</th>
<th>Rate of dominant check paths</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data A</td>
<td>51m16s</td>
<td>6h26m42s</td>
<td></td>
<td>13.3%</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>16.3%</td>
</tr>
<tr>
<td>Data B</td>
<td>13s</td>
<td>4m29s</td>
<td></td>
<td>4.8%</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>6.8%</td>
</tr>
<tr>
<td>Data C</td>
<td>1m06s</td>
<td>10h40m33s</td>
<td></td>
<td>0.2%</td>
</tr>
</tbody>
</table>

SunOS 1.1GHz
Conclusion

• Provide new method to calculate a full chip delay distribution considering D2D and WID variations.
  - New statistical MAX operation considering non-Gaussian D2D and WID variations.

• Propose a path pruning technique to speed up the method.
  - Path pruning with dominance of path delay distribution.

• Demonstrate the accuracy and efficiency of proposed methods on typical actual designs.
  - More accurate than previous methods.
  - Faster than Monte Carlo method.
Thank you
Dominance Estimation

Dominance of \( c_{p_i} \) can be estimated by only WID and D2D parameters of \( c_{p_i} \) and \( S_{\text{max}}(c_{p_1},...,c_{p_{i-1}}) \).

\[
M_d - M_i - k \cdot \sigma_d - k \cdot \sqrt{\sigma_i^2 + \sigma_d^2} > 0
\]

\[\Rightarrow \text{Dominance} < A \cdot (3 \cdot \Phi(-k))^{3/4}\]

- \( M_i, \sigma_i \): mean & sigma of WID of \( c_{p_i} \).
- \( a_{p_i}, a_{n_i} \): D2D coefficients of \( c_{p_i} \).
- \( M_d, \sigma_d \): mean & sigma of WID of \( S_{\text{max}}(c_{p_1},...,c_{p_{i-1}}) \).
- \( a_{p_d}, a_{n_d} \): D2D coefficients of \( S_{\text{max}}(c_{p_1},...,c_{p_{i-1}}) \).
- \( d = \max(\lvert a_{p_i} - a_{p_d} \rvert, \lvert a_{n_i} - a_{n_d} \rvert) \).

\( \Phi \): standard normal CDF

\( k > 0, A > 0 \): constant