Method for Multiplier Verification Employing Boolean Equivalence Checking and Arithmetic Bit Level Description

> U. Krautz<sup>1</sup>, M. Wedler<sup>1</sup>, W. Kunz<sup>1</sup> & K. Weber<sup>2</sup>, C. Jacobi<sup>2</sup>, M. Pflanz<sup>2</sup>

<sup>1</sup>University of Kaiserslautern - Germany <sup>2</sup>IBM Forschung und Entwicklungs GmbH - Germany

13th Asia and South Pacific Design Automation Conference, 2008

#### Outline



Basic Problem Other Approaches

#### Outline



Main Results

Basic Problem Other Approaches

### General Arithmetic Circuit Verification

#### • formal property checking of significant importance

- arithmetic circuits still "show stoppers"
- no universal framework for arithmetics, instead special "engineered" solutions
- useful for highly regular designs
- limited in case of full custom logic designs
- multipliers particular hard to verify
  - hardware multipliers common in processors
  - hard to generate compact canonical representation from bit level
  - for verification often equivalence check against reference (reference and design have to share large structural similarities)

Basic Problem Other Approaches

- formal property checking of significant importance
- arithmetic circuits still "show stoppers"
- no universal framework for arithmetics, instead special "engineered" solutions
- useful for highly regular designs
- limited in case of full custom logic designs
- multipliers particular hard to verify
  - hardware multipliers common in processors
  - hard to generate compact canonical representation from bit level
  - for verification often equivalence check against reference (reference and design have to share large structural similarities)

Basic Problem Other Approaches

- formal property checking of significant importance
- arithmetic circuits still "show stoppers"
- no universal framework for arithmetics, instead special "engineered" solutions
- useful for highly regular designs
- limited in case of full custom logic designs
- multipliers particular hard to verify
  - hardware multipliers common in processors
  - hard to generate compact canonical representation from bit level
  - for verification often equivalence check against reference (reference and design have to share large structural similarities)

Basic Problem Other Approaches

- formal property checking of significant importance
- arithmetic circuits still "show stoppers"
- no universal framework for arithmetics, instead special "engineered" solutions
- useful for highly regular designs
- limited in case of full custom logic designs
- multipliers particular hard to verify
  - hardware multipliers common in processors
  - hard to generate compact canonical representation from bit level
  - for verification often equivalence check against reference (reference and design have to share large structural similarities)

Basic Problem Other Approaches

- formal property checking of significant importance
- arithmetic circuits still "show stoppers"
- no universal framework for arithmetics, instead special "engineered" solutions
- useful for highly regular designs
- limited in case of full custom logic designs
- multipliers particular hard to verify
  - hardware multipliers common in processors
  - hard to generate compact canonical representation from bit level
  - for verification often equivalence check against reference (reference and design have to share large structural similarities)

Basic Problem Other Approaches

- formal property checking of significant importance
- arithmetic circuits still "show stoppers"
- no universal framework for arithmetics, instead special "engineered" solutions
- useful for highly regular designs
- limited in case of full custom logic designs
- multipliers particular hard to verify
  - hardware multipliers common in processors
  - hard to generate compact canonical representation from bit level
  - for verification often equivalence check against reference (reference and design have to share large structural similarities)

Basic Problem Other Approaches

#### Outline



- The Basic Problem
- Other Approaches

#### 2 Our Methodology

- Excursion: Multiplier Design
- ARDL
- Overview
- Arithmetic Proof
- Equivalence Check
- Our Results/Contribution
   Main Results

Basic Problem Other Approaches

#### **Previous Work**

- Binary Moment Diagrams (\*BMD) [Bryant, Cheng, Hamaguchi]
  - lack of robustness
- functional decomposition [Chang, Cheng, Fujita, Chen, Aagaard, Seger, Kaivola, Narasimhan]
  - prove internal properties
  - compose global proof of sub-goals
  - manual decomposition
  - non-trivial mapping of lowest proof level to design
- comparison of reference and design based on 1bit-adder network [Stoffel, Wedler]
  - extraction of adder network from design and reference (exponential number of possibilities)
  - equivalence proven by simple calculus

Basic Problem Other Approaches

#### **Previous** Work

- Binary Moment Diagrams (\*BMD) [Bryant, Cheng, Hamaguchi]
  - lack of robustness
- functional decomposition [Chang, Cheng, Fujita, Chen, Aagaard, Seger, Kaivola, Narasimhan]
  - prove internal properties
  - compose global proof of sub-goals
  - manual decomposition
  - non-trivial mapping of lowest proof level to design
- comparison of reference and design based on 1bit-adder network [Stoffel, Wedler]
  - extraction of adder network from design and reference (exponential number of possibilities)
  - equivalence proven by simple calculus

Basic Problem Other Approaches

### **Previous** Work

- Binary Moment Diagrams (\*BMD) [Bryant, Cheng, Hamaguchi]
  - lack of robustness
- functional decomposition [Chang, Cheng, Fujita, Chen, Aagaard, Seger, Kaivola, Narasimhan]
  - prove internal properties
  - compose global proof of sub-goals
  - manual decomposition
  - non-trivial mapping of lowest proof level to design
- comparison of reference and design based on 1bit-adder network [Stoffel, Wedler]
  - extraction of adder network from design and reference (exponential number of possibilities)
  - equivalence proven by simple calculus

Excursion: Multiplier Design ARDL Overview Arithmetic Proof Equivalence Check

### Outline



The Basic Problem Other Approaches

#### Our Methodology

• Excursion: Multiplier Design

- ARDL
- Overview
- Arithmetic Proof
- Equivalence Check
- Our Results/Contribution
   Main Results

#### Excursion: Multiplier Design ARDL Overview Arithmetic Proof Equivalence Check

## A Simple Multiplier

#### Algorithm

- integer multiplication  $((a_0, \ldots, a_n) \cdot (b_0, \ldots, b_m) = p)$
- basic multiplication (grade school algorithm):

$$\begin{array}{cccc} (a_0, \dots, a_n) & \cdot 2^0 & \cdot b_0 \\ + (a_0, \dots, a_n) & \cdot 2^1 & \cdot b_1 \\ & \vdots & & \vdots \\ + (a_0, \dots, a_n) & \cdot 2^{m-1} & \cdot b_{m-1} \\ + (a_0, \dots, a_n) & \cdot 2^m & \cdot b_m \end{array} \right)$$

# Structure



Excursion: Multiplier Design ARDL Overview Arithmetic Proof Equivalence Check

#### Full Custom Multipliers

- custom multipliers @IBM developed on bit-level
- various optimizations
  - no half-adder instances (just "AND", "XOR"-gates)
  - full-adders spread across cycles
  - no booth-encoder instances (just shifter, multiplexer)
  - constant bits in adder-tree
  - hot-one/ hot-two representation
- no word level information available (hard to extract)

Excursion: Multiplier Design ARDL Overview Arithmetic Proof Equivalence Check

### Outline



Excursion: Multiplier Desigr ARDL Overview Arithmetic Proof Equivalence Check

Arithmetic Reference Description Language

- utilized in verification
- specify multiplier on word level:
  - arithmetic by functions
  - structure by interconnection between functions
- syntax close to HD languages (Verilog / VHDL)
  - used by designer, not verification engineer
- developed at beginning of design process
  - formalization of typical considerations before implementing a design

Excursion: Multiplier Design ARDL Overview Arithmetic Proof Equivalence Check

#### ARDL Extract - 3Bit Radix2 Multiplier Example

```
variables {
a: in (0 to 2);
b: in (0 to 2);
...}
pp def{
ppb(0) \le gen pp(a(0 to 2), booth22(0 \& 0 \& b(0)));
ppb(1) \le gen pp(a(0 to 2), booth22(b(0 to 2)));
...}
tree def{
s_{1a} \le s_{um32} (ppb(0), ppb(1), ppb(2));
c1a \le carry32 (ppb(0), ppb(1), ppb(2));
sum <= s1a;
carry <= c1a
...}
```

Excursion: Multiplier Design ARDL Overview Arithmetic Proof Equivalence Check

### Outline



Excursion: Multiplier Desigr ARDL Overview Arithmetic Proof Equivalence Check

#### Approach Overview



э

Excursion: Multiplier Design ARDL Overview Arithmetic Proof Equivalence Check

### Outline



Excursion: Multiplier Desigr ARDL Overview Arithmetic Proof Equivalence Check

#### Overview Arithmetic Proof



э

Excursion: Multiplier Design ARDL Overview Arithmetic Proof Equivalence Check

#### ARDL to Structure

#### structural view



• input: ARDL of multiplier design (given by designer)

#### functional view

$$a = (a_0, ..., a_n)$$
,  
 $b = (b_0, ..., b_m)$   
 $pp_j = a \cdot B_j$ ,  
 $B_j = -2ab_{j+1} + ab_j + ab_{j-1}$   
 $prod = \sum_{j=0}^m pp_j$ 

- arithm. functions derived from ARDL structure (automatically)
  - Booth encoding

< ロ > < 同 > < 回 > < 回 >

adder network

э

Excursion: Multiplier Desigr ARDL Overview Arithmetic Proof Equivalence Check

#### Structure to Bit Arithmetic

#### functional view

- $a = (a_0, ..., a_n)$ ,  $b = (b_0, ..., b_m)$   $pp_j = a \cdot B_j$ ,  $B_j = -2ab_{j+1} + ab_j + ab_{j-1}$   $prod = \sum_{j=0}^m pp_j$ 
  - arithm. functions derived from ARDL structure (automatically)
    - Booth encoding
    - adder network

bit arithmetic							
0 0 a <sub>1</sub> b <sub>0</sub>	0 a <sub>0</sub> b <sub>1</sub> a <sub>0</sub> b <sub>2</sub>	0 a <sub>1</sub> b <sub>1</sub> a <sub>1</sub> b <sub>2</sub>	-2 a <sub>0</sub> b <sub>2</sub> a <sub>2</sub> b <sub>1</sub> a <sub>2</sub> b <sub>2</sub>				
<ul> <li>transformation to basic multiplier definition (automatically)</li> </ul>							

successful/unsuccessful
 → correct/incorrect
 arithmetic

イロト イ得ト イヨト イヨト

Excursion: Multiplier Desigr ARDL Overview Arithmetic Proof Equivalence Check

#### Example Booth encoded 3bit multiplier

#### initial situation



U.Krautz et al. Multiplier Verification

Arithmetic Proof

#### Example Booth encoded 3bit multiplier

#### after transformation



U.Krautz et al.

Excursion: Multiplier Desigr ARDL Overview Arithmetic Proof Equivalence Check

#### Example Booth encoded 3bit multiplier

#### after summation

0	0	0	0	0	0	0
0	0	0	0	0	0	0
0	0	0	0	0	0	0
0	0	$a_0 b_1$	$a_1b_1$	$a_2b_1$	0	0
0	0	0	$a_0 b_2$	$a_1b_2$	$a_2b_2$	0
0	0	0	0	0	0	0
0	$a_0 b_0$	$a_1b_0$	$a_2 b_0$	0	0	0
0	0	0	0	0	0	0
$p_{-1}$	$p_0$	$p_1$	<i>p</i> <sub>2</sub>	<i>p</i> <sub>3</sub>	<i>p</i> <sub>4</sub>	

э

(日) (同) (三) (三)

Excursion: Multiplier Design ARDL Overview Arithmetic Proof Equivalence Check

### Outline



Excursion: Multiplier Design ARDL Overview Arithmetic Proof Equivalence Check

#### Overview - Equivalence Check



э

Excursion: Multiplier Design ARDL Overview Arithmetic Proof Equivalence Check

### Equivalence Check

- ARDL structure translated into gate-list reference
- functions synthesized into pre-defined blocks (Booth-encoder, adder,...)
- equivalence checked of reference against design (standard SAT solver)
- successful check requires similarities between reference and design
  - similar inputs to adder-tree (same Booth-encoding)
  - adder-tree topology
  - assignments to adders (order of inputs)
- similarities through design concept in ARDL
  - similarities result through methodology
  - designer's responsibility

Excursion: Multiplier Desigr ARDL Overview Arithmetic Proof Equivalence Check

#### Overview - Final



э

Excursion: Multiplier Design ARDL Overview Arithmetic Proof Equivalence Check

#### Scope of Method

- arithmetic circuits modeled at word-level, with easy to derive bit-level
  - data-path verification
  - arithmetic otherwise hard to obtain from gate netlist
  - flexible
- multicycle operations through unrolling

Main Results

#### Outline



Main Results

Main Results

#### Implementation/ Experiments

- prototype implementation (PERL)
- used on several industrial multipliers (IBM)
- complex instructions
  - parallel operations in wide multipliers
  - require different ARDL for each instruction

Operation	cpu time		
(operand's bit width)	AP	EC	
4×4	0.6s	2s	
8x8	1s	2s	
8x8+8x8+8x8+8x8	9s	2s	
16x16+16x16	9s	10s	
24x24	7s	10s	
53×53	8min	15s	
64×64	14min	21s	

Main Results

#### Conclusion

- ARDL suited for binary multiplier designs (FPU, FXU, ...)
- manual effort negligible (formalization of typical design considerations)
- applied to complex instructions (multiply-add)
- unsigned, signed multiplication possible



- Verification method for multipliers:
- special reference description in ARDL (Arithmetic Reference Description Language)
- ARDL reference for simple bit arithmetic check transformation to basic multiplication
- ARDL reference for construction of gate-list representation equivalence check against design



#### Questions?

æ

★御≯ ★理≯ ★理≯