


# The Future Is Low Power

**T. W. Williams, Ph.D.**  
**Synopsys Fellow**



the future **is** low power




**PARTICIPANT**  
PRODUCTIONS

Copyright © 2008 by PARAMOUNT CLASSICS, a Division of PARAMOUNT PICTURES. All Rights Reserved.




**Why worry about power?**




- Well, the total energy of the Milky Way galaxy is  **$\sim 10^{59}$  Joules**
- The minimum energy required to switch a digital gate (1 electron @ 0.1 Volt) is  **$\sim 10^{-19}$  Joules**
- This sets the hard upper bound of possible digital operations to  **$\sim 10^{78}$  Joules**

- Now, assuming 1 billion Core 2 Duo Extreme at work all over the world, this is  $\sim 10^{26}$  digital operations per year
- “Moore’s Law is alive and well”, isn’t it? i.e. computing power doubles every 2 years
- **All galaxy’s energy will be exhausted in  $\sim 343$  years from now**



# OK, Let's worry about power!



Source: J. Rabaey, UCB 2005

# The Era Of The Consumer

*Households, Semiconductor Industry's #1 Customer*



# Nanometer Market

*4.5 Billions Customers Already Within Reach*






# Power Consumption & Supply Trends

## The Battery Capacity Gap

we talk  
we share  
we hear  
we see



Source: M. Rynänen, Nokia 2005

Where Do We Stand? Well...



**“Houston, We Have A Problem”**

Source: NASA 1970


# Dr. Gordon E. Moore's Law

*Integration's Capacity Doubles Every Two Years*

$$\sqrt{0.5} = \sim 0.7$$


*The Scaling Factor*

*"The complexity for minimum component costs has increased at a rate of roughly a factor of two per year ... Certainly over the short term this rate can be expected to continue, if not to increase. Over the longer term, the rate of increase is a bit more uncertain, although there is no reason to believe it will not remain nearly constant for at least 10 years." Gordon E. Moore, Electronic Magazine, April 19<sup>th</sup>, 1965*



# Semiconductor Industry Cycle

*Technology Advances, Market Grows*



↑ Density 2X

↑ Performance 1.4X

→ Power 1X


↓ Cost 0.5X

↑ Applications

↑ Units

↑ Users

↑ Revenue



# The Signs of Crisis Are Visible Already

## *Voltage Has Broken the Rules of Scaling*

Source: ITRS 2005/2006

	90nm	65nm	45nm
Device Length (nm) ↓	1X	0.7X	0.5X
Delay (ps) ↓	1X	0.7X	0.5X
Frequency (GHz) ↑	1X	1.2X	1.45X
Integration Capacity (BTx) ↑	1X	2X	4X
Capacitance (fF) ↓	1X	0.7X	0.5X
<b>Die Size (mm<sup>2</sup>) ⇒</b>	1X	1X	1X
<b>Voltage (V) ⇩</b>	1X	0.85X	0.75X
<b>Dynamic Power (W) ⇩</b>	1X	> 0.7X	> 0.5X
Manufacturing (microcents/Tx) ↓	1X	0.35X	0.12X

# The [not so] Hidden Costs of Scaling

## *New Materials [and Devices] Are Badly Needed*

Source: ITRS 2005

	90nm	65nm	45nm
$V_{TH}$ (V) ↘	1X	0.85X	0.75X
$I_{OFF}$ (nA/um) ↑↑	1X	~3X	~9X
Dynamic Power Density (W/cm <sup>2</sup> ) ↑	1X	1.43X	2X
Leakage Power Density (W/cm <sup>2</sup> ) ↑↑	1X	~2.5X	~6.5X
Power Density (W/cm <sup>2</sup> ) ↑	1X	~2X	~4X
Cu Resistance ( $\Omega$ ) ↑	1X	2X	4X
Interconnect RC Delay (ps) ↑	1X	~2X	~5X
Packaging (cents/pin) ↘	1X	0.86X	0.73X
Test (nanocents/Tx) ⇔	1X	1X	1X

# Semiconductor Industry Stalemate

*Technology (CMOS) Shrinks, Doesn't Advance*



↑ Density 2X

→ Performance 1X

↑ Power 2X

↓ Cost 0.5X

→ Applications

→ Units


→ Users

→ Revenue



# Quasi-Atomic-Level Interconnect

*Main Contributor to both Timing and Dynamic Power*




Source: ITRS 2005/2006

	90nm	65nm	45nm
ASIC (Gates/mm <sup>2</sup> )	500K	1M	2M
Total Interconnect (Mx + 5 My) (m/cm <sup>2</sup> )	1km	1.4km	2.2km
Interconnect RC Delay (My) (ps/mm)	355ps	682ps	1.8ns
$\tau$ = RC Delay (My) (um)	60um	38um	20um
On-Chip Frequency (Hertz)	4.2GHz	9.3GHz	15.1GHz



# Quasi-Atomic-Level Interconnect



*Main Contributor to both Timing and Dynamic Power*



Source: ITRS 2005/2006

	90nm	65nm	45nm
ASIC (Gates/mm <sup>2</sup> )	500K	1M	2M
Total Interconnect (Mx + 5 My) (m/cm <sup>2</sup> )	1km	1.4km	2.2km
Interconnect RC Delay (My) (ps/mm)	355ps	682ps	1.8ns
$\tau$ = RC Delay (My) (um)	60um	38um	20um


# Cu Resistivity Increase



Free Mean Path 400-600 A for copper, Al is > 1000 A

# Atomic-Level Lithography

*Main Contributor to both Leakage Power & Variability*




Source: ITRS 2005/2006

	90nm	65nm	45nm
ASIC (Gates/mm <sup>2</sup> )	500K	1M	2M
T <sub>ox</sub> (# of SiO <sub>2</sub> Molecules)	4 - 5	3 - 4	2 - 3
V <sub>DD</sub> Variability (%)	10%	10%	10%
V <sub>TH</sub> Variability (%)	20%	30%	40%
Power Variability (%)	50%	55%	60%


# Molecules/Atoms Make The Difference

*50% Power Variability Already*



# SiO<sub>2</sub> Dielectric/Polysilicon Gate

## *High Performance vs. Low Power Dilemma*



**Subthreshold  
Leakage**

$V_{TH} \downarrow$

$I_{OFF} \uparrow$

Junction  
Leakage

$I_{JUNC}$



**Gate  
Leakage**

$T_{OX} \downarrow$

$I_{GATE} \uparrow$


# 65 Nanometers, Ultra-Low Power...

*It's Actually 130nm ( $T_{OX}$ ) 90nm ( $L_{GATE}$ ) High Performance*



# High-k Dielectric & Metal Gate

@ 45 Nanometers



# Is High-k Dielectric \*The\* Solution?

*Benefits of Intel's 45nm Technology vs. 65nm One*

> 20% improvement in transistor switching speed

OR

5X  $I_{OFF}$  reduction

10X  $I_{GATE}$  reduction


> 30% dynamic power reduction



# Power And Power Density


*Increase Exponentially! and Leakage Does Increase Faster than Dynamic*

- $k = 0.7, n = 1, 2, 3, \dots$
- **Dynamic Power Density  $\approx O(k^{-n})$**
- **Leakage Power Density**
- **$\approx O(1.5n(1+k)^n)$**



# Probability Of Need For Design Re-Spin

*@ 45nm 50% of Design Re-Spins Due to Leakage*




# From Exponential To Asymptotic

*Actual Number of Gates/mm<sup>2</sup> Increase, But Slower!*




# It's All About [In]Efficiency

*Gates Utilization as % of Available Gates/mm<sup>2</sup> Declines*



# The Nanometer Application

*The Most Obvious Solutions  
Aren't Necessarily the Right Ones*



# Design For Low Power

## *All the Right Ingredients Are Available*

	Constant Throughput/Latency		Variable Throughput/Latency	
	Design Time	Non-Active Modules		
			Run Time	
Dynamic & Short Circuit	Logic Re-Structuring, <b>2.5X</b> Logic Sizing Reduced $V_{DD}$ Multi- $V_{DD}$	Clock Gating <b>2X</b>		Dynamic or Adaptive <b>2.5X</b> Frequency & Voltage Scaling
Leakage	Stack Effect <b>2X-10X</b> Multi- $V_{TH}$	Sleep Transistors Multi- $V_{DD}$ <b>10X-1000X</b> Variable $V_{TH}$		Variable $V_{TH}$ <b>2X-10X</b>

# CMOS Energy & Power Equations

*Dynamic, Short Circuit & Leakage*

$$\text{Energy} = C_L V_{DD}^2 P_{0 \rightarrow 1} + t_{sc} V_{DD} I_{sc} P_{0 \rightarrow 1} + V_{DD} I_{leakage}$$

$$f_{0 \rightarrow 1} = P_{0 \rightarrow 1} \text{ frequency}$$

$$\text{Power} = C_L V_{DD}^2 f_{0 \rightarrow 1} + t_{sc} V_{DD} I_{sc} f_{0 \rightarrow 1} + V_{DD} I_{leakage}$$

**Dynamic  
Power**

50% @ 65nm  
decreasing relatively

**Short Circuit  
Power**


1-2% @ 65nm,  
decreasing absolutely

**Leakage  
Power**

50% @ 65nm,  
increasing

# Dynamic Power Consumption

*Depends on Output Load,  $V_{DD}$  & Switching Activity*



$$\text{Energy} = C_L * V_{DD}^2 * P_{0 \rightarrow 1}$$

$$f_{0 \rightarrow 1} = P_{0 \rightarrow 1} * \text{frequency}$$


$$\text{Power} = C_L * V_{DD}^2 * f_{0 \rightarrow 1}$$

**Transition Probability & Frequency Dominate**




# Dynamic Power Reduction

## *Voltage & Frequency Scaling*




# Dynamic Power Reduction

## *Multi-Supply, Multi-Voltage, Dynamic & Adaptive Voltage Scaling*




### Multiple Supply Multi-Voltage (MV) Islands

- Voltage areas with fixed, single voltages



### Dynamic Voltage Scaling (DVS)

- Voltage areas with multiple, but fixed voltages
- Software controlled




### Adaptive Voltage Scaling (AVS)

- Voltage areas with variable  $V_{DD}$
- Software controlled

# Short-Circuit Power Consumption

*Depends on Input Slope, Output Load &  $V_{DD}$*




$$\text{Energy} = t_{sc} * V_{DD} * I_{sc} * P_{0 \rightarrow 1} \quad f_{0 \rightarrow 1} = P_{0 \rightarrow 1} * \text{frequency}$$

$$\text{Power} = t_{sc} * V_{DD} * I_{sc} * f_{0 \rightarrow 1}$$


**Today, Interconnects Capacitance Dominates**

# Impact Of $C_L$



**Large** capacitive load

Output fall time significantly larger than input rise time.




**Small** capacitive load

Output fall time substantially smaller than input rise time.

**Negligible When  $V_{DD} < V_{THn} + |V_{THp}|$ , Slope Engineering**

# Leakage Power Consumption

*Depends on Sub-Threshold Current &  $V_{DD}$*




$$\text{Energy} = \text{Power} = V_{DD} * I_{\text{leakage}}$$

**Today Sub-Threshold Current, But Gate Leakage Coming**


# Leakage Power Reduction

## *Body Bias (VTCMOS) and (SRPG)/MTCMOS*



# Leakage Power Reduction

## *Body Bias (VTCMOS) vs. (SRPG)/MTCMOS*




# Body Bias (VTCMOS) Vs. MTCMOS

<h2>Body Bias (VTCMOS)</h2> <p><math>V_{TH}</math> Control With Substrate Bias</p>	<h2>MTCMOS</h2> <p>On/Off Control of Internal <math>V_{DD}/V_{SS}</math></p>
<p> <math>V_{DD}+3.3V</math> @standby  <math>V_{DD}+0.5V</math> @active  <math>V_{th,p} : -0.55V</math> @standby  <math>-0.15V</math> @active  <math>V_{th,n} : 0.15V</math> @active  <math>0.55V</math> @standby  <math>-0.5V</math> @active  <math>-3.3V</math> @standby         </p>	<p> <math>V_{DD}</math>  <math>V_{SS}</math>          Virtual <math>V_{DD}</math>          Logic low-<math>V_{TH}</math> </p>
<ul style="list-style-type: none"> <li>Needs Circuit Development</li> <li>Compensate <math>\Delta V_{TH}</math> Fluctuation</li> <li>IDDQ Test</li> <li>No Serial MOSFET</li> <li>Conventional EDA Tools</li> <li>Re-Use of Existing Design</li> <li>Triple Well Desirable</li> </ul>	<ul style="list-style-type: none"> <li>Conceptually Simpler</li> <li>Compensate <math>\Delta V_{TH}</math> Fluctuation</li> <li>IDDQ Test</li> <li>Large Serial MOSFET</li> <li>Conventional EDA Tools</li> <li>Retention Registers</li> <li>Conventional Well structure</li> </ul>





# Adaptive Voltage Scaling Vs. Adaptive Body Bias


■ Adaptive Voltage ■ Adaptive Body Bias



■ Adaptive Body Bias ■ Adaptive Voltage & Body Bias




2% ◦ ... ◉ 25%




# Energy Profiles

## Power Gating (MTCMOS) with State Loss



# Energy Profiles

## Power Gating (MTCMOS) with State Retention



# Design For Low Power Helps!


*Generations Of Low Power,  
First Time Silicon Success*

2007


2006

2005


2003



- 130 nanometers
- Clock Gating
- Multi- $V_{TH}$



- 130 nanometers
- Clock Gating
- Multi- $V_{TH}$  & Multi-Supply




- 90 nanometers
- Clock Gating
- Multi- $V_{TH}$  & Multi-Supply

- 65 nanometers
- Clock Gating
- Multi- $V_{TH}$  & Nested Multi-Supply




# Design For Low Power Helps!

## *Voltage Drop in Implementation & Sign-Off*




*Without packaging parasitics  
- Range (-400mV, -540mV)*



*With packaging parasitics +  $C_{EXT}$   
(330nf) - Range (-150mV, -243mV)*

# The Future Is Low Power



**T. W. Williams, Ph.D.**  
**Synopsys Fellow**




**SYNOPSYS®**

**Predictable Success**


# Power Management Techniques




Multi-Voltage



Power Gating  
(MTCMOS)



Multi-Voltage &  
Power Gating



Dynamic or Adaptive  
Voltage Scaling and  
Power Gating