(Back to Session Schedule)

The 13th Asia and South Pacific Design Automation Conference

Session 9D  Designers' Forum (Panel) Best Ways to Use Billions of Devices on a Chip
Time: 15:50 - 17:55 Thursday, January 24, 2008
Location: Room 311BC
Chair: Grant Martin (Tensilica, United States)

9D-1
Title(Panel Discussion) Best Ways to Use Billions of Devices on a Chip
AuthorModerator: Grant Martin (Tensilica, United States), Panelists: Deming Chen (Univ. of Illinois, Urbana-Champaign, United States), Nikil Dutt (Univ. of California, Irvine, United States), Joerg Henkel (Karlsruhe Univ., Germany), Kyungho Kim (Samsung Electronics, Republic of Korea), Kazutoshi Kobayashi (Kyoto Univ., Japan)
Pagepp. 801 - 802
Detailed information (abstract, keywords, etc)

9D-2
Title(Invited Paper) VEBoC: Variation and Error-Aware Design for Billions of Devices on a Chip
AuthorShoaib Akram, Scott Cromar, Gregory Lucas, Alexandros Papakonstantinou, *Deming Chen (Univ. of Illinois, Urbana-Champaign, United States)
Pagepp. 803 - 808
Detailed information (abstract, keywords, etc)

9D-3
Title(Invited Paper) Quo Vadis, BTSoC (Billion Transistor SoC)?
Author*Nikil Dutt (Univ. of California, Irvine, United States)
Pagep. 809
Detailed information (abstract, keywords, etc)

9D-5
Title(Invited Paper) Best Ways to use Billions of Devices on a Wireless Mobile SoC
Author*KyungHo Kim (Samsung Electronics, Republic of Korea)
Pagep. 810
Detailed information (abstract, keywords, etc)

9D-6
Title(Invited Paper) Best Ways to Use Billions of Devices on a Chip - Error Predictive, Defect Tolerant and Error Recovery Designs
Author*Kazutoshi Kobayashi, Hidetoshi Onodera (Kyoto Univ., Japan)
Pagepp. 811 - 812
Detailed information (abstract, keywords, etc)