

A Time-to-Digital Converter with Small Circuitry



Kazuya Shimizu, Masato Kaneta, HaiJun Lin,
Haruo Kobayashi, Nobukazu Takai

Gunma University



Masao Hotta

Musashi Institute of Technology


Conventional TDC Architectures



New TDC Architecture



$1\text{LSB} = \tau_1 - \tau_2$
Fine time resolution
Small circuitry



Comparison among TDC Architectures 4


| | Basic TDC | Vernier Delay Line TDC | Proposed TDC |
|--------------------|------------------|---------------------------|---------------------------|
| Time resolution | τ_2 20ps | $\tau_1 - \tau_2$ 10ps | $\tau_1 - \tau_2$ 10ps |
| # of delay buffers | 19 | 38 | 19 |

τ_1 : 30ps τ_2 : 20ps

Input range : 0 - 200ps

Proposed TDC Layout and photo

5



Delay
line1


Delay
line2

Process:
TSMC 0.18um CMOS (1P6M)

Vdd:1.8V

5bit output

time interval:100ps






850um

300um

TDC

Measurement Results



- We have proposed a TDC architecture with small circuitry.
- We have designed and laid out a prototype TDC.
- We have measured the prototype TDC
 Its principle is confirmed.