

# **1D-16 : A 52-mW 8.29mm<sup>2</sup> 19-mode LDPC Decoder Chip for Mobile WiMAX Applications**


**Xin-Yu Shih**, Cheng-Zhou Zhan, Cheng-Hung Lin,  
An-Yeu (Andy) Wu

Graduate Institute of Electronics Engineering,  
Department of Electrical Engineering,  
National Taiwan University.

Jan. 20<sup>th</sup>, 2009

# Motivation

- ❑ First introduced by Gallager in 1962. [1]
- ❑ Rediscovered by MacKay In 1995. [2] :
  - Excellent error-correcting performance near the Shannon limit.
  - Highly parallel decoding scheme.
- ❑ Become more popular in advanced communication systems ([Mobile WiMAX](#)) with advanced VLSI technology.




# Low-Density Parity-Check Codes (LDPC)

- Parity check matrix : very sparse matrix

$$H = \begin{matrix} & \begin{matrix} \text{B1} & \text{B2} & \text{B3} & \text{B4} & \text{B5} & \text{B6} & \text{B7} & \text{B8} & \text{B9} \end{matrix} \\ \begin{matrix} \text{C1} \\ \text{C2} \\ \text{C3} \\ \text{C4} \\ \text{C5} \\ \text{C6} \end{matrix} & \begin{bmatrix} 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 1 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 \\ 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 \\ 0 & 1 & 0 & 0 & 0 & 1 & 1 & 0 & 0 \\ 0 & 0 & 1 & 1 & 0 & 0 & 0 & 1 & 0 \end{bmatrix} \end{matrix}$$


- Bipartite graph



# Proposed Design Techniques


- ❑ Overlapped Operations of BNUs & CNU
- ❑ New Early Termination Scheme
- ❑ Distributed Memory Banks
- ❑ Reconfigurable Architecture

CU : Counter Unit  
AGU : Address Generator Unit



# Efficient Checkerboard Layout Scheme (ECLS)

- ❑ Divided memory bank (architecture)
  - Activation of memory bank in need
  - Small address decoder inside memory
  - Reduced power
- ❑ Distributed memory bank (physical)
  - Evenly data transmission
  - Lower routing complexity
  - Reduced area



# Comparison Table

	JSSC'02	ISCAS'05	TCAS-I'06	JSSC'06	This work
Multi-mode	No	No	No	7 modes	<b>19 modes</b>
Spec	(1024,512)	(2048,1732)	(1024,512)	(2048,128*k) k = 8~14	<b>(96*k, 48*k)</b> <b>k = 6~24</b>
Code Construction	Random	RS-based	QC-based	Turbo-Interleaved	<b>QC-based</b>
Technology	0.16um	0.18um	0.18um	0.18um	<b>0.13um</b>
Parallelism	Fully	Fully	Partial	Partial	<b>Partial</b>
Iterations	64	32	8	16	<b>2 ~ 8</b>
Chip Area	52.5 mm <sup>2</sup>	17.64 mm <sup>2</sup>	10.08 mm <sup>2</sup>	14.3 mm <sup>2</sup>	<b>8.29 mm<sup>2</sup></b>
Frequency	64 MHz	100 MHz	200 MHz	125 MHz	<b>83.3 MHz</b>
Throughput	1 Gbps	3.2 Gbps	985 Mbps	640 Mbps	<b>30~111 Mbps</b>
Power	690 mW	N/A	N/A	787 mW	<b>52 mW</b>

# Conclusion

- ❑ An efficient IC strategy with four design techniques and efficient checkerboard layout scheme (ECLS).
- ❑ Features of our LDPC decoder design :
  - Multi-mode design (19-mode)
  - Smaller chip area (8.29mm<sup>2</sup>)
  - Higher hardware utilization (50%→75%)
  - Lower decoding latency (68.75%)
  - Flexible decoding throughput (30Mbps~111Mbps)
  - Lower power consumption (52mW @ 83.3 MHz)