

HIROSAKI UNIV
VLSI PROJECT



Design and Chip Implementation of the Ubiquitous Processor HCgorilla

**Masa-aki Fukase, Kazunori Noda,
Atsuko Yokoyama, and Tomoaki Sato**

Hirosaki University





Overview

- HCgorilla
 - ✓ Ubiquitous computing
 - ✓ Special architecture




- Architectural points
 - ✓ H/S co-design
 - ✓ Parallelism: multicore & multiple pipeline
 - ✓ Popularity: Java compatible media pipes
 - ✓ Security: cipher pipes for streaming

- Chip design & implementation
 - ✓ Power conscious wave-pipelining
 - ✓ Test simplification design scheme
 - ✓ 0.18 μ m CMOS standard cell






Versions of HCgorilla architecture and chip

Architecture	Name		HCgorilla.1	HCgorilla.2	HCgorilla.3	
	ISA	Java compatible		16		61
		Cipher	No.	2		2
			Mode		SISD	
Micro-architecture	Instruction cache		2 × 16bits × 16data	2 × 16bits × 8data	2 × 16bits × 32data	
	Register file		16bits × 32data	16bits × 16data	16bits × 64data	
	Data cache		64byte	64byte	256byte	
	No. of gates		75k	94k	702K	
	No. of transistors		255k	228k	1.7M	
Chip	Name		HCgorilla035	HCgorilla018	HCgorilla018v3	
	Process		ROHM 0.35μm	HITACH 0.18μm	ROHM 0.18μm	
	Size		4.9mm square	2.8mm square	4.9mm × 7.9mm	
	Core utilization		0.63	0.56	0.80	
	Die photo					
	Voltage (V)		3.3		1.8	
	Clock (MHz)		150	400	330	
	Power (mW)		230	40	122	






Organization of HCgorilla.3






Test bench X





HCgorilla018v3 simulation by the test bench X





Power dissipation of HCgorilla018v3 chip

