


# An 8.69 Mvertices/s 278 Mpixels/s Tile-based 3D Graphics SoC HW/SW Development for Consumer Electronics



Liang-Bi Chen, Ruei-Ting Gu, Wei-Sheng Huang, Chien-Chou Wang,  
Wen-Chi Shiue, Tsung-Yu Ho, Yun-Nan Chang, Shen-Fu Hsaio,  
Chung-Nan Lee, and Ing-Jer Huang




Department of Computer Science and Engineering,  
National Sun Yat-Sen University, Kaohsiung, TAIWAN, R.O.C.


**Presenter: Liang-Bi Chen**



# Block diagram of proposed 3DG SoC



# Block diagram of GE and RE



## • GE

- cycles, triangles, reads, TD reads/writes, TD memory space

## • RE


- cycles, reads/writes, pre/post-fragment pixels, processed triangles

## • On-chip bus

- busy/idle/conflict counts, masters' busy/wait/data counts

## AHB Bus Tracer


- capture bus tracers for debugging or performance analyses
  - cycle-level vs. transaction level
  - state-of-the-art compression ratio



## AHB Protocol Checker

- check modules attached to the on-chip bus (AHB)
  - protocol error
  - protocol inefficiency

# Chip specification and characteristics



<b>Chip Spec.</b>	<b>Process Technology</b>	TSMC 0.18 $\mu$ m CMOS 1P6M
	<b>Supply Voltage</b>	1.8V for Core 3.3V for I/O Cells
	<b>Power Consumption</b>	476.6mW (core power)
	<b>Gate Count</b>	986.5K gates
	<b>Die Size</b>	3.96 $\times$ 3.96mm <sup>2</sup>
	<b>Package</b>	PBGA 256 pin
<b>3DG Engine</b>	<b>Operating Frequency</b>	139MHz
	<b>3DG Performance</b>	8.69M vertices/s for GE, 278M pixels/s for RE, 278M texels/s for Texture
	<b>Texture Mapping</b>	Bilinear perspective correction
	<b>3DG Operation</b>	Fully support OpenGL-ES 1.0 functions
<b>Embedded Debugging/ Performance Monitoring Engine</b>	<b>Target Resolution</b>	Up to 640 $\times$ 480
	<b>Bus Tracer</b>	Provide 4 signal/timing abstraction levels Real-time compression
	<b>Performance Counting Module</b>	Provide GE/RE/System bus performance information, include triangle rate, pixel rate, bus idle/utilization/transfer rate and etc.
<b>Software Features</b>	<b>Protocol Checker</b>	Rule-based AHB protocol checker, total 73 rules
		OpenGL-ES API for provided hardware Device driver for Linux 2.6.11 Nano-X Windowing System 3DG Debugging/Performance Monitoring Tool (3DG DPM)
<b>Prototype</b>		ARM Versatile platform baseboard for ARM926ES-S+Logic Tile FPGA



# Comparison of 3DG Chip performance

3DG Chips	Imai et al. ISSCC2004	Sohn et al. ISSCC2005	Kim et al. IEEE JSSC2006	Kim et al. ISSCC2007	Nam et al. ISSCC2007	Our Design
Triangle rate (Mvertices/s)	4.7 (parallel projection)	3.6 (full pipeline with lighting)	7.55 (single specular lighting) (5.45) <sup>+</sup>	NA	141 (peak for model transform, no lighting perf. available)	<b>8.69</b> <b>(full pipeline with lighting)</b>
Pixels rate (Mpixels/s)	150 (bilinear)	50	166 (120) <sup>+</sup>	NA	50	<b>278</b>
Tixel rate (Mtexels/s)	600	200	1300 (939) <sup>+</sup>	400	200	<b>278</b>
Chip Area (mm <sup>2</sup> )	75.43 (25.5025 for 3DG IP)	36 (core 23.04)	49.7 (19.4 for 3DG) (95.3/37.2) <sup>+</sup>	25	17.2	<b>15.68</b> <b>(11 for 3DG Engine)</b>
Power (mW)	109.5	155	407 (780) <sup>+</sup>	379	52.4	472.6
Frequency (Mhz)	75	50-200/ 12.5-50 (VS/RE)	166/333 (3DG/RISC) (120/240) <sup>+</sup>	50	89-200 (RISC,VS) 20-50 (RE)	139
Silicon proc. ( $\mu$ m)	0.18	0.18	0.13 (Normalized to 0.18) <sup>+</sup>	0.18	0.18	0.18
Special features				3D Vision	Dynamic Volt. Freq. Scaling (DVFS)	<b>Embedded debug /perf. Monitoring</b>

# Conclusion

---

- We develop a tile-based 3DG SoC and its related development tools.
  - In hardware design
    - Has better (compared with previous works) performances in the vertex rate and pixel rate, and is the smallest in hardware size.
  - Special features
    - On-chip bus integration
    - Real-time profiling
    - Debugging
    - Performance measurement/tuning
- Future Work
  - Further improve power consumption and texture performance
  - Upgrade to OpenGL ES 2.0