A 1 GHz CMOS Comparator with Dynamic Offset Control Technique

Xiaolei Zhu¹, Sanroku Tsukamoto², and Tadahiro Kuroda¹ ¹Keio University ²Fujitsu Laboratories Limited 2009-01-20



01/20/2009 (1/7)

Motivation



Comparator using capacitors based offset cancellation technique.



Charge Compensation Approach for Comparator Offset Control



Comparator with dynamic offset control technique

influenced by the over drive voltage of M_4 , M_5 at the moment M_3 turns off.



Mechanism of offset control by charge absorption



Timing diagram of clock, offset control and output



The timing of signals OC1 and OC2 for offset control should be adjusted in time Domain in order to let two transistors M4 and M5 switch an appropriate manner to allocate the charge injected by M3 between nodes c and d so as to control the offset.



Circuits Implementation



Chip Implementation and measurement results





 Threshold level of the comparator response at 1 GS/s with 1.2V power supply;
ACTL₁ is controlled with a 100 mV gap;



70.4380 ns

65 nm CMOS process; Area: 25 x 65 μ m².



- An offset of 10 mV is controlled by 100 mV of ACTL₁ variation.
 - ☆ 1mV offset can be controlled by 10 mV of ACTL1.
 - ☆ The controllable range and resolution is well balanced to control several tens of mV offset with mV order accuracy.
 - \Rightarrow The control ratio: \triangle Voff / \triangle ACTL1= 0.104.

Vin₁: 500MHz;

50mV (P-P

RES : 1GHz

975mV

 $\mathbf{V}_{\mathrm{out}}$

100mV

2.000 ns/div

ACTL,: 875mV~

