

Hardware-dependent Software Synthesis for Many-Core Embedded Systems

Samar Abdi, Gunar Schirner, Ines Viskic, Hansu Cho,
Yonghyun Hwang, Lochi Yu, Daniel Gajski

Presenter: Samar Abdi

Center for Embedded Computer Systems

University of California, Irvine

<http://www.cecs.uci.edu>




Outline

- **Motivation for many-core HdS synthesis**
- **Model based approach to system synthesis**
- **HdS synthesis for TLM (Front-End)**
- **HdS synthesis for PCAM (Back-End)**
- **Embedded System Environment (ESE)**
- **Experimental results for MP3 decoder example**
- **Conclusion**




System Design Trend


Past



Present



Future



Motivation for Many-Core HdS Synthesis

- **Multi-core and many-core HW platforms**
 - Technology scaling is limited
 - Better throughput, lower power with parallel execution
 - Heterogeneous systems required for efficient execution
- **Automatic HdS synthesis**
 - Multipurpose, complex applications
 - Flexible HW platforms that vary across application domains
 - Short time to market
- **Approach: Model based synthesis**
 - Executable models at various abstraction levels
 - Formalized model semantics
 - Layered HdS structure

Model Based Synthesis

- **Benefits**

- Faster design/simulation/validation at higher abstraction
- Early application development
- Rapid design space exploration
- Automatic synthesis
 - reduces probability of error vs. manual implementation
 - Increases designer productivity

- **Challenges**


- Identifying the “right” abstraction levels
- Formal model semantics at each abstraction level
- Methods and tools for
 - Application development
 - SW/HW synthesis
 - Model debugging and analysis

Model Abstractions (with Respect to OSI)


Pin / Cycle Accurate Model

Transaction Level Model


Specification Model



System Synthesis Flow




Front End Design Flow



Outline


- **Motivation for many-core HdS synthesis**
- **Model based approach to system synthesis**
- **HdS synthesis for TLM (Front-End)**
- **HdS synthesis for PCAM (Back-End)**
- **Embedded System Environment (ESE)**
- **Experimental results for MP3 decoder example**
- **Conclusion**

Application Model




- **Application Spec Model: set of communicating processes**
 - Executes on a simulation kernel (eg: SystemC) – No HdS
 - Process functionality defined using C/C++
 - Blocking channels and non-blocking variables

Platform Architecture



- **Netlist of SW processors, HW, Buses and interfaces**


Input: System Definition



System Definition = Platform + Application + Mapping




Computation Timing Estimation




- **DFG scheduling to compute basic block delay**
- **RTOS model added for PEs with multiple processes**

Communication Timing Estimation



- Protocol model used to estimate synchronization, arbitration and transfer
- Timing is annotated in bus channel and HdS model


Output: SystemC Timed TLM



TLM Semantics


- Application code → `sc_thread`
- Processing element → `sc_module`
- OS Model → `sc_module`
- Bus → `sc_channel`
- Memory → Array inside `sc_module`
- Transducer → FIFO channel + `sc_process`

Transaction Level HdS Model




- Routing and packeting layers of HdS generated in TLM

HdS Layers in TLM



- Bus channel model provides basic transaction services
- Synchronization and transfer is modeled in SW core

TLM vs. Traditional Models




Time and accuracy trade off among different models


Outline

- **Motivation for many-core HdS synthesis**
- **Model based approach to system synthesis**
- **HdS synthesis for TLM (Front-End)**
- **HdS synthesis for PCAM (Back-End)**
- **Embedded System Environment (ESE)**
- **Experimental results for MP3 decoder example**
- **Conclusion**


Back End Synthesis Flow




Cycle-Accurate Software Synthesis




Cycle-Accurate Hardware Synthesis




Cycle-Accurate Interface Synthesis



Pin/Cycle-Accurate Model (PCAM)




Pin and Cycle Accurate Model (PCAM)



- Sync. and transfer layers of HdS generated in PCAM
- Application, System libs and HdS is cross-compiled

HdS Layers in PCAM



- Synchronization and transfer models are replaced with core, platform and application-specific HdS


Summary of HdS Layers

- **Routing**
 - Statically decided for each channel
 - Transducer request code is generated if necessary
- **Packeting**
 - packet size is minimum buffer size in route
 - Message is divided into synchronized packet transactions
- **Synchronization**
 - Interrupt handlers and flags are generated per channel
 - Polling addresses and frequencies are selected per channel
- **Data transfer**
 - Addressing is defined per channel-per bus-segment
 - Core-specific read-write methods are created

Outline

- Motivation for many-core HdS synthesis
- Model based approach to system synthesis
- HdS synthesis for TLM (Front-End)
- HdS synthesis for PCAM (Back-End)
- **Embedded System Environment (ESE)**
- Experimental results for MP3 decoder example
- Conclusion


Embedded System Environment



Available for download at <http://www.cecs.uci.edu/~ese>


MP3 Decoder Application

- **Functional block diagram (major blocks only)**




- **Application features**
 - **12K lines of C code**
 - **IMDCT and DCT are compute intensive**
 - **Candidates for HW implementation**
 - **Left channel and right channel are data independent**
 - **Concurrent execution possible**


Platform 1: SW + 1DCT




Platform 2: SW + 2DCT



Platform 3: SW + 2IMDCT



Platform 4: SW + 2DCT + 2IMDCT



ESE System Specification

The screenshot displays the ESE Environment interface for the project 'mp3_platform.eds'. The main window shows a system specification diagram with the following components and connections:

- Top Row (Processors):**
 - LPCM IMDCT36:** Connected to the bus via a Memory (M) port.
 - RFIL DCT32:** Connected to the bus via a Memory (M) port.
 - RPCM IMDCT36:** Connected to the bus via a Memory (M) port.
- Central Bus:**
 - DH DHB:** CH_CPU_LFIL_B, CH_CPU_LFIL_F, CH_CPU_LPCM_B, CH_CPU_LPCM_F, CH_CPU_RFIL_...
 - OPB OPB:** CH_CPU_LFIL_B, CH_CPU_LFIL_F, CH_CPU_LPCM_B, CH_CPU_LPCM_F, CH_CPU_RFIL_...
- Bottom Row (Processors):**
 - CPU MICROBLAZE:** Connected to the bus via a Memory (M) port.
 - Tx1 ESETX:** Connected to the bus via two Serial (S) ports.
 - LFIL DCT32:** Connected to the bus via a Memory (M) port.

The left sidebar contains several panels:

- Processes:** Shows a tree view for 'lfil_dct32' with sub-items for Process Ports (lfil2m, CH_CPU_LF), Source Files (lfil_dct32.c), Memories, and Channels.
- Channel Table:**

Channel	Source
CH_CPU_LFIL_B	lfil_dct32
CH_CPU_LFIL_F	mp3_ma
CH_CPU_RFIL_B	rfil_dct32
CH_CPU_RFIL_F	mp3_ma
CH_CPU_RPCM_B	rpcm_im
CH_CPU_RPCM_F	mp3_ma
CH_CPU_LPCM_B	lpcm_im
CH_CPU_LPCM_F	mp3_ma
- Hardware IPs:**
 - IMDCT36
 - DCT32
- Custom Hardware:**
 - NISC
 - Forte
- SW Processor:**
 - ARM9

The bottom status bar shows the command prompt output:

```
% xterm -title mp3_platform -e /bin/sh -c sim_func_TLM /data/users/yjahn/work/esedemo/esedemo/mp3_platform.eds; diff -s ./mp3_platform_functional_TLM/classic1.out ./mp3_platform_functional_TLM/classic1_pcm_gold; echo "Simulation exited with status $?" ;echo "Press return to continue ..." ;read confirm
Simulation exited, exit status: 0
```



ESE TLM Simulation

The screenshot displays the ESE Environment interface for the 'mp3_hsd_platform.eds' project. The main window shows a list of process channels and hardware components. A terminal window displays the simulation output, and a Gnuplot window shows a graph of PCM values over time.

Terminal Output:

```

Communication time:29580326
Idle time:1290588091

**Universal Bus Channel: DH**
Program/Data:0
Data transfer time:64995776
Idle time:1264041248

**Universal Bus Channel: OPB**
Program/Data:0
Data transfer time:64995636
Idle time:1264041388

**Transducer: Tx1**
Fifo check time:2471759
Fifo read write time:80286

****END TIME:1329037024 ns
SystemC: simulation stopped by user.
Timed TLM simulation is successful
Files test/classicl.out and test/classicl_pcm.gold are identical
Simulation exited with status 0
Press return to continue ...
    
```

Gnuplot Graph:

The graph, titled 'Gnuplot', shows 'PCM values' on the y-axis (ranging from -20000 to 20000) versus 'time [ns]' on the x-axis (ranging from 0 to 1.4e+09). The plot displays a noisy signal fluctuating around zero.

Hardware Configuration:

- Process Channels:
 - CH_CPU_LFIL_B: lfil_dct32
 - CH_CPU_LFIL_F: mp3_ma
 - CH_CPU_RFIL_B: rfil_dct32
 - CH_CPU_RFIL_F: mp3_ma
 - CH_CPU_RPCM_B: rpcm_in
 - CH_CPU_RPCM_F: mp3_ma
 - CH_CPU_LPCM_B: lpcm_in
 - CH_CPU_LPCM_F: mp3_ma
- Hardware IPs:
 - IMDCT36
 - DCT32
- Custom Hardware:
 - NISC
 - Forte
- SW Processor:
 - ARM9

Terminal Command:

```

% xterm -title mp3_hsd_platform -e /bin/sh -c sim_perf_TLM /data/users/yjahn/work/esedemo/esedemo/mp3_hsd_platform.ed
s ../test/classicl.mp3 ../test; diff -s test/classicl.out test/classicl_pcm.gold; echo "Simulation exited with status
$?" ;echo "Press return to continue ..." ;read confirm
    
```



ESE Generated PCAM

The screenshot displays the Xilinx Platform Studio interface for a project named "MP3_PLATFORM2_SYNTHESIZED/system.xmp". The main window shows the "System Assembly View" with a central diagram and a table of components.

Project Files:

- Project Files
 - MHS File: system.mhs
 - MSS File: system.mss
 - UCF File: data/system.ucf
 - IMPACT Command File: etc/download.cmd
 - Implementation Options File: etc/fast_runtime
 - Bitgen Options File: etc/bitgen.ut
- Project Options
 - Device: xc2v2000f896-4
 - Netlist: TopLevel
 - Implementation: XPS
 - HDL: VHDL
 - Sim Model: BEHAVIORAL
- Reference Files
 - Log Files
 - Report Files

Component Table:

Name	Bus Connection	Direction	IP Type	IP Version
CPU_microblaze			microblaze	4.00.a
OP_rmb_opb			opb_v20	1.10.c
CPU_lmb			lmb_v10	1.00.a
CPU_dlmb			lmb_v10	1.00.a
RS232			opb_uartlite	1.00.b
LEDs_2Bit			opb_gpio	3.01.b
opb_timer_0			opb_timer	1.00.b
opb_deltasigma_dac_0			opb_deltasigma_dac	1.01.a
Tx1_0			Tx1	1.00.a
CPU_lmb_cntlr			lmb_bram_if_cntlr	1.00.b
CPU_dlmb_cntlr			lmb_bram_if_cntlr	1.00.b
CPU_debug_module			opb_mdm	2.00.a
CPU_ZBT_512Kx32			opb_emc	2.00.a
dcm_0			dcm_module	1.00.a
CPU_lmb_bram			bram_block	1.00.a
CPU_ZBT_512Kx32_util_bus_split_0			util_bus_split	1.00.a

Legend:

- Master (Square)
- Slave (Circle)
- Master/Slave (Triangle)
- Target (Diamond)
- Initiator (Star)
- Connected (Filled Circle)
- Unconnected (Hollow Circle)

Console Log:

(Console Log)

file:///C:/EDK/doc/usenglish/help/platform_studio/html/ps_p_dld_downloading_bitstreams_fpga.htm

Xilinx Platform Studio... XPS 8.1i 5:08 PM

ESE Generated HdS Code

```
1 /*
2   Date: Tue May 15 11:53:32 2007
3   Generated by drvGen Synthesis Tool
4 */
5 #include <xparameters.h>
6 #include <xutil.h>
7 #include "Tx1.h"
8
9
10 void send_P_ID_mp3_main_P_ID_rf1l_dct32 (const void *data, unsigned int l)
11 {
12   unsigned int Data;
13   int i = 0;
14
15   microblaze_enable_interrupts ();
16   TX1_Req_SEND_rf1l_dct32 (XPAR_TX1_O_ARO_BASEADDR, (1<<8));
17   while (!Tx1_if1_mp3_main);
18   microblaze_disable_interrupts ();
19   Tx1_if1_mp3_main = 0;
20
21   for ( i = 0; i< 1/4; i++) {
22     Data = *((unsigned int *)data)+i;
23     TX1_Write_Data (XPAR_TX1_O_ARO_BASEADDR, Data);
24   }
25   return;
26 }
27
28
29 void recv_P_ID_mp3_main_P_ID_rf1l_dct32 (const void *data, unsigned int l)
30 {
31   unsigned int Data;
32   int i = 0;
33
34   microblaze_enable_interrupts ();
35   TX1_Req_RECV_rf1l_dct32 (XPAR_TX1_O_ARO_BASEADDR, (1<<8));
36   while (!Tx1_if1_mp3_main);
37   microblaze_disable_interrupts ();
38   Tx1_if1_mp3_main = 0;
39
40   for ( i = 0; i< 1/4; i++) {
41     Data = (unsigned int)TX1_Read_Data (XPAR_TX1_O_ARO_BASEADDR);
42     *((unsigned int *)data)+i = Data;
43   }
44   return;
45 }
```


PCAM Prototyping and Execution

```
Xilinx Platform Studio - C:/home/yulol/MP3/20080809_MP3_Platform_D_virtex4_XPS/system.xmp - [System Assembly View1]
File Edit View Project Hardware Software Device Configuration Debug Simulation Window Help

Project Information Area
Project Applications IP Catalog

80809_MP3_Platform_D_virtex4_XPS\mp3_main\executa
80809_MP3_Platform_D_virtex4_XPS\drvTest\executable

C:\VEDK\bin\nt\xmd.exe
Hard Multiplier Support.....on
Barrel Shifter Support.....off
MSR clr/set Instruction Support...off
Compare Instruction Support.....off
JTAG MDM Connected to MicroBlaze 1
Connected to "mb" target. id = 0
Starting GDB server for "mb" target (id = 0) at TCP port no 1234
XMD% dow mp3_main/executable.elf
section, .vectors.reset: 0x00000000-0x00000008
section, .vectors.sw_exception: 0x00000008-0x00000010
section, .vectors.interrupt: 0x00000010-0x00000018
section, .vectors.hw_exception: 0x00000020-0x00000028
section, .text: 0x20100000-0x201198e4
section, .init: 0x201198e4-0x20119910
section, .fini: 0x20119910-0x20119930
section, .ctors: 0x20119930-0x20119938
section, .dtors: 0x20119938-0x20119940
section, .rodata: 0x20119940-0x201257f8
section, .data: 0x201257f8-0x20125f24
section, .jcr: 0x20125f24-0x20125f28
section, .bss: 0x20125f28-0x20135f78
Downloaded Program mp3_main/executable.elf
Setting PC with program start addr = 0x00000000
XMD% run
Processor started. Type "stop" to stop processor
RUNNING> Started decoding
Initializing stream

Closing stream
Decoding complete
Start time = 564
End time0 = 58398496
End time1 = 58398496
Execution time = 58397932

RUNNING> stop
XMD%
XMD%
Processor stopped at PC: 0x20100024
XMD%

// *** BATCH CMD : quit
-----
-----
-----
-----
Done!
Done.
```

Manual vs synthesized HdS

	Design	Code size (in lines) (% diff.)	Development Time (% diff.)
Manual HdS Coding	SW+1DCT	162	5 h + 2 h
	SW+2DCT	192	5 h + 2.5 h
	SW+2IMDCT	192	5 h + 2.5 h
	SW+2DCT+2IMDCT	252	5 h + 3.5 h
Automatic HdS Synthesis	SW+1DCT	168 (+3.70%)	5 h + 0.14 s (-28%)
	SW+2DCT	208 (+8.33%)	5 h + 0.14 s (-33%)
	SW+2IMDCT	208 (+8.33%)	5 h + 0.14 s (-33%)
	SW+2DCT+2IMDCT	288 (+13.83%)	5 h + 0.14 s (-37%)

- Synthesized HdS is marginally larger than manual code, with identical performance
- Manual development time
 - Platform design (5 hours), HdS implementation (2-4 hours vs. <1 sec)
 - Overall development time savings of 33% on average
- Higher productivity gain for more complex examples

Conclusion

We presented a model based design methodology which:

- supports HdS synthesis for heterogeneous many-core platforms
- contains well defined system models at 3 abstraction levels
- Supported by ESE toolset , available for free download

Results of HdS synthesis for MP3 decoder example:

- Over 30% reduction in overall design time
- Code quality comparable to manual implementation

Future work:

- Extend design framework with to security oriented application models
- Provide support for platform templates for real-time architectures

Thank You

Visit <http://www.cecs.uci.edu/~ese>

