Hardware-dependent Software Synthesis for Many-Core Embedded Systems

Samar Abdi, Gunar Schirner, Ines Viskic, Hansu Cho, Yonghyun Hwang, Lochi Yu, Daniel Gajski

Presenter: Samar Abdi


Center for Embedded Computer Systems University of California, Irvine http://www.cecs.uci.edu



Outline

- Motivation for many-core HdS synthesis
- Model based approach to system synthesis
- HdS synthesis for TLM (Front-End)
- HdS synthesis for PCAM (Back-End)
- Embedded System Environment (ESE)
- Experimental results for MP3 decoder example
- Conclusion





Motivation for Many-Core HdS Synthesis

- Multi-core and many-core HW platforms
 - Technology scaling is limited
 - Better throughput, lower power with parallel execution
 - Heterogeneous systems required for efficient execution
- Automatic HdS synthesis
 - Multipurpose, complex applications
 - Flexible HW platforms that vary across application domains
 - Short time to market
- Approach: Model based synthesis
 - Executable models at various abstraction levels
 - Formalized model semantics
 - Layered HdS structure

Copyright ©2009, CECS



Model Based Synthesis

• Benefits


- Faster design/simulation/validation at higher abstraction
- Early application development
- Rapid design space exploration
- Automatic synthesis
 - reduces probability of error vs. manual implementation
 - Increases designer productivity

Challenges


- Identifying the "right" abstraction levels
- Formal model semantics at each abstraction level
- Methods and tools for
 - Application development
 - SW/HW synthesis
 - Model debugging and analysis




Model Abstractions (with Respect to OSI)



System Synthesis Flow







Outline


- Motivation for many-core HdS synthesis
- Model based approach to system synthesis
- HdS synthesis for TLM (Front-End)
- HdS synthesis for PCAM (Back-End)
- Embedded System Environment (ESE)
- Experimental results for MP3 decoder example
- Conclusion








Input: System Definition







• **RTOS model added for PEs with multiple processes**


Copyright ©2009, CECS

Communication Timing Estimation




- Protocol model used to estimate synchronization, arbitration and transfer
- Timing is annotated in bus channel and HdS model






Routing and packeting layers of HdS generated in TLM

HdS Layers in TLM



Synchronization and transfer is modeled in SW core


TLM vs. Traditional Models




Outline


- Motivation for many-core HdS synthesis
- Model based approach to system synthesis
- HdS synthesis for TLM (Front-End)
- HdS synthesis for PCAM (Back-End)
- Embedded System Environment (ESE)
- Experimental results for MP3 decoder example
- Conclusion

Copyright ©2009, CECS





Cycle-Accurate Software Synthesis






Cycle-Accurate Interface Synthesis








- Sync. and transfer layers of HdS generated in PCAM
- Application, System libs and HdS is cross-compiled

HdS Layers in PCAM



 Synchronization and transfer models are replaced with core, platform and application-specific HdS



Summary of HdS Layers

• Routing

- Statically decided for each channel
- Transducer request code is generated if necessary

Packeting

- > packet size is minimum buffer size in route
- Message is divided into synchronized packet transactions

Synchronization

- Interrupt handlers and flags are generated per channel
- Polling addresses and frequencies are selected per channel

• Data transfer


- Addressing is defined per channel-per bus-segment
- Core-specific read-write methods are created

Copyright ©2009, CECS

Outline


- Motivation for many-core HdS synthesis
- Model based approach to system synthesis
- HdS synthesis for TLM (Front-End)
- HdS synthesis for PCAM (Back-End)
- Embedded System Environment (ESE)
- Experimental results for MP3 decoder example
- Conclusion





MP3 Decoder Application

Functional block diagram (major blocks only)




- Application features
 - 12K lines of C code
 - IMDCT and DCT are compute intensive
 - Candidates for HW implementation
 - Left channel and right channel are data independent
 - Concurrent execution possible


Copyright ©2009, CECS




Platform 1: SW + 1DCT




Platform 2: SW + 2DCT




Platform 3: SW + 2IMDCT




Platform 4: SW + 2DCT + 2IMDCT



ESE System Specification



ESE TLM Simulation



Copyright ©2009, CECS

ESE Generated PCAM

inx Platform Studio - H:/ese/examples/MP e Edit View Project Hardware Software D						<u>_ 문 ×</u> _ 문 ×
				BRAN 🚓 🖂 🐼 🕞		
<u>> • • • • • • • • • • • •</u> ×						
t Applications IP Catalog	OLL PMM BBB	 ● Filters ● Bus Interface C Ports C 	Addresses	n Filters		
	BBB	Name	Bus Connection		IP Version	
ject Files		_ ⊕- → CPU_microblaze	Dus Connection	microblaze	4.00.a	
MHS File: system.mhs				opb_v20	1.10.c	
MSS File: system.mss		OPU_imb		Imb_v10	1.00.a	
UCF File: data/system.ucf		E>CPU_dlmb		lmb_v10	1.00.a	
MPACT Command File: etc/download.cmd	•			opb_uartlite	1.00.b	
Implementation Options File: etc/fast_runtim	•	_ ∲- →LEDs_2Bit		opb_gpio	3.01.b	
Bitgen Options File: etc/bitgen.ut	•	_ ₽- → opb_timer_0		opb_timer	1.00.b	
ect Options	•	_ ⊡- → opb_deltasigma_dac_0		opb_deltasigma_d		
Device: xc2v2000ff896-4	• +	_ ⊕- ⊙ Tx1_0		Tx1	1.00.a	
letlist: TopLevel		CPU_ilmb_cntlr		Imb_bram_if_cntlr		
mplementation: XPS	┍┼┼╸ᆕ	OPU_dlmb_cntlr		Imb_bram_if_cntlr		
HDL: VHDL	1	_ ⊕· → CPU_debug_module _ ⊕· → CPU_ZBT_512Kx32		opb_mdm opb_emc	2.00.a 2.00.a	
Sim Model: BEHAVIORAL erence Files	•			dcm_module	1.00.a	
Log Files		_ ⊕- → CPU_Imb_bram		bram_block	1.00.a	
Report Files			us solit 0	util_bus_split	1.00.a	
	Lanud					
	Legend Master OSI	ave Master/Slave Targe	et < Initiator 🛛 🔾 Con	nected 🔾 Unconnected		
	[Platform Studi	📴 System Assembly				
- Console Log)		·				
compore bog,						_
						*
put Warnings Errors						
put Warnings Errors /EDK/doc/usenglish/help/platform_studio/html/j	ps_p_dld_downloa	ding_bitstreams_fpga.htm				
		ding_bitstreams_fpga.htm Platform Studio 🐟 XPS 8.1i				🔍 😯 🐂 🔰 5:08 PM
/EDK/doc/usenglish/help/platform_studio/html/j						< 🕡 📲 🕽 5:08 PM
/EDK/doc/usenglish/help/platform_studio/html/j						≪ () 1 5:08 PM

ESE Generated HdS Code

	_	iIZED/system.xmp - (.\drvGenOuts\CPU\mp3_main_rfil_dct32.h) - [mp3_main_rfil_dct32.h]	
ile Edit View Project Hardware Software Device Configurati			<u>_B×</u>
🛯 🔌 🛯 🚰 🛣 🗢 🕶 🚺 🗠 🖉 🖓 🚯	3 🗗 😼	🖸 😧 📴 👯 📗 🖉 🗠 🛓 📓 🏫 🛛 🚟 🏭 🌌 🔆 📴 🎦 🗶 🗶	
P E E E B B B & A % % % % @ X	68.		
		/*	
	1 2	γ" Date: Tue May 15 11:53:32 2007	-
oject Applications IP Catalog	3	Generated by drvGen Synthesis Tool	
ftware Projects	4	*/	
Add Software Application Project	5	#include <xparameters.h></xparameters.h>	
Default: CPU_microblaze_bootloop	6	<pre>#include <xutil.h></xutil.h></pre>	
Default: CPU_microblaze_xmdstub	7	#include "Tx1.h"	
Project: mp3_main	8		
	9		
- Executable: H:\ese\examples\MP3_PLATFORM2_SYNTHESI;	10	void send_P_ID_mp3_main_P_ID_rfil_dct32 (const void *data, unsigned int 1)	
	11	(
±-Sources	12	unsigned int Data;	
- Headers	13	int i = 0;	
	14		
\testcases\mp3_platform2\config.h	15	microblaze_enable_interrupts ();	
\testcases\mp3_platform2\decoder.h	16	<pre>TX1_Req_SEND_rfil_dct32 (XPAR_TX1_0_AR0_BASEADDR, (1<<8));</pre>	
	17	<pre>while (!Tx1_if1_mp3_main);</pre>	
\testcases\mp3_platform2\frame.h	18	microblaze_disable_interrupts ();	
\testcases\mp3_platform2\global.h	19 20	Tx1_if1_mp3_main = 0;	
\testcases\mp3_platform2\huffman.h		$f_{000}(t) = 0, t = 1/4, t = 1/4$	
\testcases\mp3_platform2\layer12.h	21 22	<pre>for (i = 0; i< 1/4; i++) (Data = *(((unsigned int *)data)+i);</pre>	
\testcases\mp3_platform2\layer3.h	22	TX1 Write Data (XPAR TX1 O ARO BASEADDR, Data);	
	24	INI_WEICE_Data (NFWA_INI_O_WAO_DASEMDDA, Data);	
\testcases\mp3_platform2\stream.h	25	return;	
····.\testcases\mp3_platform2\synth.h	26	}	
\testcases\mp3_platform2\timer.h	27		
····.\testcases\mp3_platform2\version.h	28		
\testcases\mp3_platform2\classic1.mp3	29	void recv P_ID mp3 main P_ID rfil dct32 (const void *data, unsigned int 1)	
\testcases\mp3_platform2\sf_table.dat	30		
.\testcases\mp3_platform2\qc_table.dat	31	unsigned int Data;	
·····.\testcases\mp3_platform2\rq_table.dat	32	int i = 0;	
\testcases\mp3_platform2\imdct_s.dat \testcases\mp3_platform2\D.dat	33		
······································	34	microblaze enable interrupts ();	
	35	TX1_Req_RECV_rfil_dct32 (XPAR_TX1_0_AR0_BASEADDR, (1<<8));	
	36	<pre>while (!Tx1_if1_mp3_main);</pre>	
	37	microblaze_disable_interrupts ();	
	38	Tx1_if1_mp3_main = 0;	
	39		
· ØProject: drvTest	40	for ($i = 0$; $i < 1/4$; $i++$) {	
Processor: CPU_microblaze	41	<pre>Data = (unsigned int)TX1_Read_Data (XPAR_TX1_0_AR0_BASEADDR);</pre>	
- Executable: H:\ese\examples\MP3_PLATFORM2_SYNTHESI	42	*(((unsigned int *)data)+i) = Data;	
E Compiler Options	43	}	
⊕-Sources	44	return;	•
	4		<u> </u>
•	[Platform	Studi 🕞 System Assembly 📄 mp3_main_rfil_d	
(Console Log)			A
			-1
•			
Output Warnings Errors			
;///C:/EDK/doc/usenglish/help/platform_studio/html/ps_p_dld_downlo	ading_bitst	reams_fpga.htm	CAPS NUM SCRL Ln 1 Col 1 C
			« 😧 🐂 🛃 5:10 PM
Start 🕘 🚾 📝 🗷 🧿 📀 🚾 🞯 👘 <u>🔶</u> XPS 8	.11	🔊 Xilinx Platform Studio	« 🔰 📲 🛃 5:10 PM
			_ /

38

S

PCAM Prototyping and Execution

hypect Applications IP Catalog Unary el Shifter Support	Xilinx Platform Studio - C:/home/yulol/	MP3/20080809_MP3_Platform_D_virtex4_XPS/system.xmp - [System Assembly View1]	
<pre>dect HomeAn Area reget Applications PC Catalog Revel Shifters Support</pre>			
Barrel Applodine IP Catalog Barrel Shifter Supportoff Typed Applodine IP Catalog Barrel Shifter Supportoff Typed Applodine IP Catalog FR chr/set Instruction Supportoff TYPE and the chr/set Instruction S	X 🕫 🖓 🔂 🖓 🕼 🖓 🔂 🗞		
Yoled Appleshors IPCeaking FSR clr/spt Instruction Supportoff Winder Trick Point Instruction Supportoff Office Point Instruction Supportoff Winder Trick Point Instruction Supportoff Office Point Instruction Supportoff Support Server for "mb" target (id = 0) at ICP port no 1234 XHDz dow mp3_main/executable.stf Chooseneet Support Support Server for "mb" target (id = 0) at ICP port no 1234 XHDz dow mp3_main/executable.stf Server for "mb" target (id = 0) at ICP port no 1234 Support Server for "mb" target (id = 0) at ICP port no 1234 Winz dow mp3_main/executable.stf Server for "mb" target (id = 0) at ICP port no 1234 Support Server for "mb" target (id = 0) at ICP port no 1234 Support Server for "mb" target (id = 0) at ICP port no 1234 Support Server for "mb" target (id = 0) at ICP port no 1234 Support Server for "mb" target (id = 0) at ICP port no 1234 Support Server for "mb" target (id = 0) at ICP port no 1234 Support Server for "mb" target (id = 0) at ICP port no 1234 Support Server for "mb" target (id = 0) at ICP port no 1234 Support Server for "mb" target (id = 0) at ICP port no 1234 Support	Project Information Area	Hard Multiplier Supporton Barrel Shifter Supportoff	_
<pre>whos dow mpsetup.tree.tr whos dow mpsetup.tree.tr setionwetors.tw_respire.tree.tone.setup.tree.tone.tone.tone.tone.tone.tone.tone.to</pre>	Project Applications IP Catalog	MSR clw/set Instruction Support off	
Decoding complete Start time = 564 End time! = 58398496 Execution time = 58397932 MINNING> stop MD2 MD2 Processor stopped at PC: 0x20100024 WHD2 WHD		<pre>xnDx dow mp3_main/executable.eIf section, .vectors.reset: 0x0000000-0x00000008 section, .vectors.interrupt: 0x00000010-0x00000018 section, .vectors.hw_exception: 0x0000020-0x00000028 section, .text: 0x2010000-0x201198e4 section, .init: 0x20119910-0x20119910 section, .fini: 0x20119910-0x20119930 section, .ctors: 0x20119930-0x20119938 section, .dtors: 0x20119938-0x20119940 section, .dtors: 0x20119940-0x201257f8 section, .jcr: 0x201257f8-0x201257f8 section, .jcr: 0x20125f24-0x20125f24 section, .bss: 0x20125f24-0x20135f78 section, .bss: 0x20125f28-0x20135f78 section, .bss: 0x20125f28-0x20125f78 section, .bss: 0x20125f78-0x2</pre>	
// **** BATCH CMD : quit WDX Processor stopped at PC: 0x20100024 WDz Done! Done! Done. Cutput Warnings Errors	8	Decoding complete Start time = 564 End time0 = 58398496 End time1 = 58398496 Execution time = 58397932	
// *** BATCH CMD : quitProcessor stopped at PC: 0x20100024			
Done . Cutput Warnings Errors	<pre>X // *** BATCH CMD : quit</pre>	XMD% Processor stopped at PC: 0x20100024 	•
	Done.		C
		Convright @2000_CE	

Manual vs synthesized HdS

	Design	Code size (in lines)	Development Time
		(% diff.)	(% diff.)
Manual HdS Coding	SW+1DCT	162	5 h + 2 h
	SW+2DCT	192	5 h + 2.5 h
	SW+2IMDCT	192	5 h + 2.5 h
	SW+2DCT+2IMDCT	252	5 h + 3.5 h
Automatic	SW+1DCT		5 h + 0.14 s (-28%)
HdS Synthesis	SW+2DCT		5 h + 0.14 s (-33%)
	SW+2IMDCT	208 (+8.33%)	5 h + 0.14 s (-33%)
	SW+2DCT+2IMDCT	288 (+13.83%)	5 h + 0.14 s (-37%)

- Synthesized HdS is marginally larger than manual code, with identical performance
- Manual development time
 - Platform design (5 hours), HdS implementation (2-4 hours vs. <1 sec)</p>
 - Overall development time savings of 33% on average
- Higher productivity gain for more complex examples





Conclusion

We presented a model based design methodology which:

- supports HdS synthesis for heterogeneous many-core platforms
- contains well defined system models at 3 abstraction levels
- Supported by ESE toolset , available for free download

Results of HdS synthesis for MP3 decoder example:

- Over 30% reduction in overall design time
- Code quality comparable to manual implementation

Future work:

- Extend design framework with to security oriented application models
- Provide support for platform templates for real-time architectures

Thank You

Visit http://www.cecs.uci.edu/~ese

