

Automatic Instrumentation of Embedded Software for High Level Hardware/Software Co-Simulation

Aimen Bouchhima, Patrice Gerin and Frédéric Pétrot

System-Level Synthesis Group
TIMA Laboratory
46, Av Félix Viallet, 38031 Grenoble, France

january 21st 2009

Multi-Processors System-On-Chip


The Trends

Software-centric architectures

- Exploit parallelism at application task level
- Benefit from software flexibility

Multiple Processors per SW node

- Achieve easily usable computational power



Multi-Processors System-On-Chip


The Trends

Software-centric architectures

- Exploit parallelism at application task level
- Benefit from software flexibility

Multiple Processors per SW node

- Achieve easily usable computational power



Multi-Processors System-On-Chip


The Trends

Software-centric architectures

- Exploit parallelism at application task level
- Benefit from software flexibility

Multiple Processors per SW node

- Achieve easily usable computational power



Multi-Processors System-On-Chip


The Trends

Software-centric architectures

- Exploit parallelism at application task level
- Benefit from software flexibility

Multiple Processors per SW node

- Achieve easily usable computational power



Multi-Processors System-On-Chip

The Trends

Software-centric architectures


- Exploit parallelism at application task level
- Benefit from software flexibility

Multiple Processors per SW node

- Achieve easily usable computational power

Overriding challenges

- Validation and debug
- System level architecture exploration:
SW deployment, communication
implementation



Multi-Processors System-On-Chip

The Trends

Software-centric architectures

- Exploit parallelism at application task level
- Benefit from software flexibility

Multiple Processors per SW node


- Achieve easily usable computational power

Overriding challenges

- Validation and debug
- System level architecture exploration:
SW deployment, communication implementation

Focus of this work: Software Node

- Hardware: The processor subsystem



Multi-Processors System-On-Chip

The Trends

Software-centric architectures

- Exploit parallelism at application task level
- Benefit from software flexibility

Multiple Processors per SW node


- Achieve easily usable computational power

Overriding challenges

- Validation and debug
- System level architecture exploration:
SW deployment, communication
implementation

Focus of this work: Software Node

- Hardware: The processor subsystem
- Software: The layered software stack



MPSOC Abstraction levels


Classical approaches

Cycle Accurate co-simulation environment

- Cross compiled embedded software
- Interpreted and executed by ISSs
- Accurate but slow

TLM based co-simulation environment

- Abstraction of the hardware in TLM
- Software still interpreted by ISSs



MPSOC Abstraction levels

Classical approaches

Cycle Accurate co-simulation environment


- Cross compiled embedded software
- Interpreted and executed by ISSs
- Accurate but slow

TLM based co-simulation environment

- Abstraction of the hardware in TLM
- Software still interpreted by ISSs

Native HW/SW co-simulation approaches

- Software is executed:
 - 1 By the host machine:
i.e. the processor running the simulation



MPSOC Abstraction levels

Classical approaches

Cycle Accurate co-simulation environment

- Cross compiled embedded software
- Interpreted and executed by ISSs
- Accurate but slow

TLM based co-simulation environment

- Abstraction of the hardware in TLM
- Software still interpreted by ISSs

Native HW/SW co-simulation approaches

- Software is executed:
 - 1 By the host machine:
i.e. the processor running the simulation
 - 2 On a simulation model of the hardware dependant part

High Level Application

**Natively executed
by the host machine**

Hardware Dependent
Simulation Model :

- HAL layer
- Processor Subsystem

MPSOC Abstraction levels

Classical approaches

Cycle Accurate co-simulation environment

- Cross compiled embedded software
- Interpreted and executed by ISSs
- Accurate but slow

TLM based co-simulation environment

- Abstraction of the hardware in TLM
- Software still interpreted by ISSs

Native HW/SW co-simulation approaches

- Software is executed:
 - 1 By the host machine:
i.e. the processor running the simulation
 - 2 On a simulation model of the hardware dependant part
- Considerable speedup
- Functional validation of the whole system

High Level Application

**Natively executed
by the host machine**

Hardware Dependent
Simulation Model :

- HAL layer
- Processor Subsystem

Problem definition

Few or no timing information

- Software executes atomically in zero time
- Allows only functional validation
- Annotations must be introduced in software code to enable time modeling

Performance of software depends on two orthogonal factors

- The software itself depends on
 - Sequence and type of executed instructions
 - The executed control flow graph
- The underlying hardware depends on
 - Caches, access latencies,
 - Other processors, ...
- **In this work we focus on the software source of dependency.**
- The hardware aspects have been addressed in previous works [1,2]

[1] P. Gerin *et al.*, "Flexible and executable HW/SW interface modeling for MPSoC design using SystemC", ASPDAC'07

[2] P. Gerin *et al.*, "Efficient Implementation of Native Software Simulation for MPSoC", DATE'08

Objectives & Contributions

Objectives: Bring native execution closer to target execution

- Provide information of the executed target instructions in native execution
- That reflects closely:
 - The execution flow *on the target processor*
 - The performance of the instruction execution *on the target processor*

Contributions: A compiler based annotation technique

- Specific to native simulation approaches
- Fully automated and accurate

Outline

- 1 Introduction
- 2 Basic Concepts
- 3 Proposed Approach
- 4 Experimentations
- 5 Conclusions and Perspectives

Outline

- 1 Introduction
- 2 Basic Concepts**
- 3 Proposed Approach
- 4 Experimentations
- 5 Conclusions and Perspectives

Basic Concepts And Challenges

Execution time approach

- Follow the execution control flow of the target program
- Annotate at basic block level

Basic Concepts And Challenges

Execution time approach

- Follow the execution control flow of the target program
- Annotate at basic block level

Basic concepts

- 1 A software source code

```
x = (y!=0) ? 23 : 1234567; 1
```

Basic Concepts And Challenges

Execution time approach

- Follow the execution control flow of the target program
- Annotate at basic block level

Basic concepts

- 1 A software source code
- 2 The target object CFG (ARM)

`x = (y!=0) ? 23 : 1234567;`

1

ARM

```
cmp r3, #0
beq .L2
```

```
mov r2, #23
str r2, [fp, #-16]
b .L4
```

```
mov r3, #1228800
add r3, r3, #5760
add r3, r3, #7
str r3, [fp, #-16]
```

2

Basic Concepts And Challenges


Execution time approach

- Follow the execution control flow of the target program
- Annotate at basic block level

Basic concepts

- 1 A software source code
- 2 The target object CFG (ARM)
- 3 The host object CFG (x86)
Not relevant for estimation,
 $x86 \neq ARM$

$x = (y!=0) ? 23 : 1234567;$ ①



Basic Concepts And Challenges

Execution time approach

- Follow the execution control flow of the target program
- Annotate at basic block level

Basic concepts

- 1 A software source code
- 2 The target object CFG (ARM)
- 3 The host object CFG (x86)
Not relevant for estimation,
 $x86 \neq ARM$
 - Annotation function call inserted in each basic blocks
 - Function argument identifies a corresponding basic block in the target CFG

$x = (y!=0) ? 23 : 1234567;$ ①

ARM

```

cmp r3, #0
beq .L2
↓
mov r2, #23
str r2, [fp, #-16]
b .L4
↓
mov r3, #1228800
add r3, r3, #5760
add r3, r3, #7
str r3, [fp, #-16]

```

②

x86

```

movl $1, (%esp)
call annotate
testl %eax, %eax
je .L2
↓
movl $2, (%esp)
call annotate
movl $23, x
jmp .L4
↓
movl $3, (%esp)
call annotate
movl $1234567, x

```

③

Basic Concepts And Challenges

Execution time approach

- Follow the execution control flow of the target program
- Annotate at basic block level

Basic concepts

- A software source code
- The target object CFG (ARM)
- The host object CFG (x86)
Not relevant for estimation,
 $x86 \neq ARM$
 - Annotation function call inserted in each basic blocks
 - Function argument identifies a corresponding basic block in the target CFG
- Assumes a one-to-one mapping between the two CFGs:
generally not the case

$x = (y!=0) ? 23 : 1234567;$ ①

ARM

```

cmp r3, #0
beq .L2
↓
mov r2, #23
str r2, [fp, #-16]
b .L4
↓
mov r3, #1228800
add r3, r3, #5760
add r3, r3, #7
str r3, [fp, #-16]

```

②

x86

```

movl $1, (%esp)
call annotate
testl %eax, %eax
je .L2
↓
movl $2, (%esp)
call annotate
movl $23, x
jmp .L4
↓
movl $3, (%esp)
call annotate
movl $1234567, x

```

③

ARM (Optimized)

```

↓
mov r2, #1228800
add r2, r2, #5760
cmp r3, #0
addeq r2, r2, #7
movne r2, #23
str r2, [sp, #4]
↓

```

④

Outline

- 1 Introduction
- 2 Basic Concepts
- 3 Proposed Approach**
- 4 Experimentations
- 5 Conclusions and Perspectives


A compiler based cross annotation

Main idea: Use the compiler intermediate representation IR

- ① Host independent (before the host processor back-end)
- ② Independent from the high level language (C,C++,etc)
- ③ The IR already contains the CFG related informations

Cross IR concept

- Extend the IR throughout the back-end
- Keep track of processor specific CFG transformations




A compiler based cross annotation

Main idea: Use the compiler intermediate representation IR

- ① Host independent (before the host processor back-end)
- ② Independent from the high level language (C,C++,etc)
- ③ The IR already contains the CFG related informations

Cross IR concept

- Extend the IR throughout the back-end
- Keep track of processor specific CFG transformations




A compiler based cross annotation

Main idea: Use the compiler intermediate representation IR

- ① Host independent (before the host processor back-end)
- ② Independent from the high level language (C,C++,etc)
- ③ The IR already contains the CFG related informations

Cross IR concept

- Extend the IR throughout the back-end
- Keep track of processor specific CFG transformations




A compiler based cross annotation

Main idea: Use the compiler intermediate representation IR

- ① Host independent (before the host processor back-end)
- ② Independent from the high level language (C,C++,etc)
- ③ The IR already contains the CFG related informations


Cross IR concept

- Extend the IR throughout the back-end
- Keep track of processor specific CFG transformations



Typical case of CFG transformation

- 1 A complex IR instruction e.g. Set On Condition
- 2 Converted in a diamond-like structure for target processor with no support of such instructions
- 3 The Cross IR is modified to reflect the same diamond-like structure


1 IR CFG	Target CFG	CROSS-IR CFG
		

Native and Target CGF are isomorphic

Cross IR Construction

Typical case of CFG transformation

- 1 A complex IR instruction e.g. Set On Condition
- 2 Converted in a diamond-like structure for target processor with no support of such instructions
- 3 The Cross IR is modified to reflect the same diamond-like structure




Native and Target CFG are isomorphic

Cross IR Construction

Typical case of CFG transformation


- 1 A complex IR instruction e.g. Set On Condition
- 2 Converted in a diamond-like structure for target processor with no support of such instructions
- 3 The Cross IR is modified to reflect the same diamond-like structure




Native and Target CGF are isomorphic

Cross IR Annotation

Target CFG




Native CFG




Cross IR Annotation

For each cross-IR basic blocks:

Target CFG




Native CFG



Cross IR Annotation

For each cross-IR basic blocks:


- Analyze *statically* the corresponding target basic block
i.e. number/type of instructions, estimated number of cycles



Cross IR Annotation

For each cross-IR basic blocks:


- ① Analyze *statically* the corresponding target basic block
i.e. number/type of instructions, estimated number of cycles
- ② Store informations (memory, file,...) and identify the basic block



Cross IR Annotation

For each cross-IR basic blocks:


- ① Analyze *statically* the corresponding target basic block
i.e. number/type of instructions, estimated number of cycles
- ② Store informations (memory, file,...) and identify the basic block
- ③ Annotation call insertion with basic block identifier as only one argument



Cross IR Annotation

For each cross-IR basic blocks:

- ① Analyze *statically* the corresponding target basic block
i.e. number/type of instructions, estimated number of cycles
- ② Store informations (memory, file,...) and identify the basic block
- ③ Annotation call insertion with basic block identifier as only one argument




Implementation In LLVM

The Low Level Virtual Machine is

- An open source compiler infrastructure
- An intermediate representation

Architecture organization

- middle-end: transformation and optimization
- front-end: a port of GCC to the LLVM ISA
- back-end: processor specific Machine-LLVM representation




Implementation In LLVM

The Low Level Virtual Machine is

- An open source compiler infrastructure
- An intermediate representation

Architecture organization

- middle-end: transformation and optimization
- front-end: a port of GCC to the LLVM ISA
- back-end: processor specific Machine-LLVM representation




Implementation In LLVM

The Low Level Virtual Machine is

- An open source compiler infrastructure
- An intermediate representation

Architecture organization

- middle-end: transformation and optimization
- front-end: a port of GCC to the LLVM ISA
- back-end: processor specific Machine-LLVM representation



LLVM back-end extension

LLVM CFG maintained during back-end


- Transformations in the target CFG are reflected to the LLVM CFG until the last pass.

Annotation pass

- Analysis and annotation take place at the end of the back-end

Output

- The annotated bytecode can be recompiled using the host machine back-end to obtain the *native annotated code*



LLVM back-end extension

LLVM CFG maintained during back-end


- Transformations in the target CFG are reflected to the LLVM CFG until the last pass.

Annotation pass

- Analysis and annotation take place at the end of the back-end

Output

- The annotated bytecode can be recompiled using the host machine back-end to obtain the *native annotated code*



LLVM back-end extension

LLVM CFG maintained during back-end


- Transformations in the target CFG are reflected to the LLVM CFG until the last pass.

Annotation pass

- Analysis and annotation take place at the end of the back-end

Output

- The annotated bytecode can be recompiled using the host machine back-end to obtain the *native annotated code*



LLVM back-end extension

LLVM CFG maintained during back-end


- Transformations in the target CFG are reflected to the LLVM CFG until the last pass.

Annotation pass

- Analysis and annotation take place at the end of the back-end

Output

- The annotated bytecode can be recompiled using the host machine back-end to obtain the *native annotated code*



Approach Limitations

Limitations

- Processor specific implementation in assembly language
 - Hand optimized performance critical algorithms
 - Compilers back-end *builtin* functions
- Binary object format libraries not handled by this approach
 - Code provided by third-party
 - Non *Open-Source* code

Possible solution

- Decompilation approaches
 - Convert target assembly into compiler IR
 - Annotate the obtained IR according to the target code
 - Generate host machine code


Outline

- 1 Introduction
- 2 Basic Concepts
- 3 Proposed Approach
- 4 Experimentations**
- 5 Conclusions and Perspectives

Experimentations Context

Software part


- Application: Multithread version of Motion-JPEG
- Operating System: DNA OS, with SMP support and POSIX pthread library
- C library: Newlib



Experimentations Context

Software part


- Application: Multithread version of Motion-JPEG
- Operating System: DNA OS, with SMP support and POSIX pthread library
- C library: Newlib



Experimentations Context

Software part


- Application: Multithread version of Motion-JPEG
- Operating System: DNA OS, with SMP support and POSIX pthread library
- C library: Newlib



Experimentations Context

Software part

- Application: Multithread version of Motion-JPEG
- Operating System: DNA OS, with SMP support and POSIX pthread library
- C library: Newlib




Experimentations Context

Software part

- Application: Multithread version of Motion-JPEG
- Operating System: DNA OS, with SMP support and POSIX pthread library
- C library: Newlib


Hardware part

- Symmetric Multi-Processor architecture



Integration of the Proposed Technique in a Simulation Flow


An MPSOC *native co-simulation environment*: Software part



Integration of the Proposed Technique in a Simulation Flow

An MPSOC *native co-simulation environment*: Software part


- Hardware independent part of the software is annotated using `llvm-gcc`
 - For arm: `llvm-gcc -g -Zmllvm" -annotate=arm" -c main.c -o main.o`
 - For sparc: `llvm-gcc -g -Zmllvm" -annotate=sparc" -c main.c -o main.o`



Integration of the Proposed Technique in a Simulation Flow


An MPSOC *native co-simulation environment*: Software part

- Hardware independent part of the software is annotated using *llvm-gcc*
 - For arm: `llvm-gcc -g -Zmllvm" -annotate=arm" -c main.c -o main.o`
 - For sparc: `llvm-gcc -g -Zmllvm" -annotate=sparc" -c main.c -o main.o`
- Build a dynamic library of the software parts containing:
 - Undefined *annotate* function calls, automatically inserted during compilation
 - Basic blocks information directly stored in the library binary image
 - ID* argument corresponds to a basic block information structure address



Integration of the Proposed Technique in a Simulation Flow


An MPSOC *native co-simulation environment*: Hardware part



Integration of the Proposed Technique in a Simulation Flow

An MPSOC *native co-simulation environment*: Hardware part


- Processor Sub-System and HAL layer are modeled using SystemC
 - Allow validation of the OS and middle ware implementation
 - Reflect low level details of a real architecture



Integration of the Proposed Technique in a Simulation Flow

An MPSOC *native co-simulation environment*: Hardware part

- Processor Sub-System and HAL layer are modeled using SystemC
 - Allow validation of the OS and middle ware implementation
 - Reflect low level details of a real architecture
- The *annotate* function is implemented in the SystemC model
 - Called at each basic block execution
 - ID* are buffered and computed only when needed to speed-up the simulation
 - Basic block information is computed to *consume* simulation time



Experimentation Results

Objective: Assess only the annotation accuracy

- Ability to reflect the CFG of the target software execution
- Should not take into account the underlying HW model
⇒ Use the number of instruction metric

Estimate the number of executed instructions

- On a relevant function:
 - Need a function with a large dynamicity
 - Variable Length Decoder (VLD) function of the jpeg decoder


Does not provide any performance estimation

- Number of instruction \neq execution time

Experimentation Results

Number of executed instruction for each VLD function call

- Cycle accurate bit accurate (caba) provide the reference count
- Less than 3% of error due to not annotated code
The SystemC model of the HAL software layer
- The error is negative or zero when the code is fully annotated



Simulation Speed-up compared to CABA execution model

- Very dependent on:
 - Execution time computation
trace dump, software profiling, ...
 - The underlying HW model
- From $\times 100$ with timing estimation and execution time software profiling
- To $\times 1000$ speed-up factor with only execution time estimation.

Outline

- 1 Introduction
- 2 Basic Concepts
- 3 Proposed Approach
- 4 Experimentations
- 5 Conclusions and Perspectives**

Conclusion

A compiled-based approach

- Automatic annotation of embedded software
- Accurate in term of program control flow execution
- The annotation process is clearly separated from the performance estimation
- Performance estimation depend on
 - Informations associated with the basic blocks
 - The underlying hardware architecture

Main benefits

- Adapted to high level hardware/software cosimulation approaches
- Not restricted to a particular compiler

Improving analysis of basic blocks

- Increase accuracy
 - Pipeline effect
 - Instructions dependencies
 - e.g. WCET at a BB granularity
- Different information
 - Power consumption

Tools are needed

- To interpret simulation results
- Annotation technique used to profile target software executed on the host machine
"Cross profiling"


Perspectives & Futur Work

Improving analysis of basic blocks

- Increase accuracy
 - Pipeline effect
 - Instructions dependencies
 - e.g. WCET at a BB granularity
- Different information
 - Power consumption

Tools are needed

- To interpret simulation results
 - Annotation technique used to profile target software executed on the host machine
- "Cross profiling"




Perspectives & Futur Work

Improving analysis of basic blocks

- Increase accuracy
 - Pipeline effect
 - Instructions dependencies
 - e.g. WCET at a BB granularity
- Different information
 - Power consumption

Tools are needed

- To interpret simulation results
 - Annotation technique used to profile target software executed on the host machine
- "Cross profiling"



Questions

Patrice.Gerin@imag.fr

System-Level Synthesis Group
TIMA Laboratory
46, Av Félix Viallet, 38031 Grenoble, France