Farhad Mehdipour, H. Noori, B. Javadi, H. Honda, K. Inoue, K. Murakami

Faculty of Information Science and Electrical Engineering, KYUSHU UNIVERSITY, Fukuoka, JAPAN

{farhad@c.csce.kyushu-u.ac.jp}

• • • Outline

•Reconfigurable Instructions Set Processors (RISPs)

•A Combined Analytical and Simulation-Based Model (CAnSO)

•Model Extraction and Calibration

•Basic Model Definitions

•Speedup Formulations

•Simplification and Calibration

•Experiments

•Experimental Setup

Model Validation

Design Space Exploration Using CAnSO


•Effects of Modifications

•Conclusions and Future Work

2/XXXII

Designing Embedded Systems

- Embedded Microprocessors
- Application-Specific Integrated Circuits (ASICs)
- Application-Specific Instruction set Processors (ASIPs)
- Extensible Processors




### • • Extensible Processors

- Mechanism
  - Acceleration by using CFU
  - a hardware is augmented to the base processor
  - Executes hot portions of applications











- Base processor (BP)'s fixed instruction set + Custom Instructions
- Goals
  - Improving the performance and energy efficiency
  - Maintaining compatibility and flexibility




# Custom Instructions


- Instruction set customization ← → hardware/software partitioning (Identifying critical segments in applications)
- Custom Instructions (CIs) are
  - extracted from critical segments of an application and
  - executed on a Custom Functional Unit (CFU)




### Extensible Processors

- Drawbacks:
  - Lack of flexibility
  - Long time and cost of designing and verifying
  - Many issues associated with designing a new processor from scratch:
    - longer time-to-market and
    - significant NRE (Non-Recurring Engineering) costs
- Solution
  - Using a Reconfigurable Functional Unit (RFU) instead of fixed architecture CFU








9/XXXII




- Adding and generating custom instructions after fabrication
- Using a reconfigurable FU(RFU) instead of custom FU



System LSI, Kyushu Univ. ASPDAC2009@ Yokohama, Japan Jan. 19-22, 2009 10/XXXII





RISP

System LSI, Kyushu Univ.

ASPDAC2009@ Yokohama, Japan Jan. 19-22, 2009 11/XXXII

**RAC=RFU: Reconfigurable Accelerator** 

### RISP Benefits and Drawbacks

#### Benefits

- Specialized datapath
- Shared hardware
- Higher Speedup
- Less power consumption






#### Drawbacks

- More area
- Difficult to use


System LSI, Kyushu Univ. ASPDAC2009@ Yokohama, Japan Jan. 19-22, 2009 12/XXXII

# • • • Performance Evaluation of a RISP

- Performance evaluation of a RISP challenges
  - designing of a RISP architecture
  - optimizing an existing arch. for an objective function
- For a designer
  - obtaining optimum system configuration is desirable
  - a performance analysis in terms of the performance metrics (speedup, area and so on) is required
- Performance evaluation models
  - Structural models: includes empirical studies based on measurements and simulations of the target system
  - Analytical models: incorporates a system (usually simplified) structure to obtain mathematically solvable models





General Template of a RISP



### Basic Model Definitions

- Base Processor
  - an in-order general five-stage RISC processor
- o RAC
  - a coarse-grained tightly-coupled reconfigurable hardware
- CIs are indexed for direct accessing of the configuration bit-stream
- The content of all registers are sent to the RAC (Shared RF)
- Controlling configurations
  - Hardware-based: starting address of CI and index to the config. Mem. is stored in a CAM for quick retrieval
  - Software-based: starting address of a CI is replaced with a special instruction
- Memory accesses
- Control instructions






## • • The Effect of CI Length


- Large CIs
  - Including more instructions than the no. of available resources in the RAC
- Temporal Partitioning
  - Dividing larger CIs to a number of smaller CIs

$$\begin{split} L &= \{k \middle| k \in \{1, ..., n_{CI}\}, l_k > n_{FU}\} \qquad P = \{p_k \middle| k \in L, p_k = \left\lceil \frac{l_k}{n_{FU}} \right\rceil\} \\ m'_{k \in L} &= \mathcal{O}_i \times p_k, m'_{k \notin L} = m_i \\ \theta'_{k \in L} &= ((1, ..., 1), (1, ..., 1)), |\theta'_{k \in L}| = m'_{k \in L}, \theta'_{k \notin L} = \theta_{k \notin L} \\ S'_{i \in L} &= \{1, ..., m'_i\}, S'_{i \notin L} = S_i \qquad C'_{i \in L} = \emptyset, C'_{i \notin L} = C_i \end{split}$$


### • • • Side-Effects

- Control Instructions
  - the rate of miss-predicted branches might be reduced → higher speedup
- Instruction Cache Misses
  - no need for fetching instructions belonging to the CIs
  - access and miss rates to instruction cache are reduced







- Register file is shared between BP and RAC
- Additional clock cycles for reading/writing from/to the RF







System LSI, Kyushu Univ. ASPDAC2009@ Yokohama, Japan Jan. 19-22, 2009 22/XXXII




- All FUs in the RAC implement similar operations
- Each mux receives
  - all outputs of the FUs in upper rows and
  - Outputs from its adjacent FUs at the same row

$$\tau_{RAC}{}_{h}^{w} = \sum_{i=1}^{h} \tau_{FU} + \sum_{i=1}^{h-1} \tau_{MUX}{}_{i}^{k}, \quad k \in \{0,1,\dots,w\}$$
$$\psi(\theta,\tau) = \sum_{i=1}^{n_{CI}} \left( \sum_{j \in S_{i}} \left( \theta_{ij} \times \left( \tau_{RAC} + \tau_{OVH} \right) \right) + \sum_{j \in C_{i}} \left( \left( \tau_{RAC} + \tau_{OVH} \right) + \left( \left( \theta_{ij} - 1 \right) \times \tau_{RAC} \right) \right) \right)$$

System LSI, Kyushu Univ. ASPDAC2009@ Yokohama, Japan Jan. 19-22, 2009 23/XXXII






the RAC is responsible for executing almost 30% of dynamic instructions of applications in average

System LSI, Kyushu Univ. ASPDAC2009@ Yokohama, Japan Jan. 19-22, 2009 24/XXXII




- Control instructions are not supported
- Reduction in instruction cache accesses as well as cache misses
  - average reduction in access to i-cache is almost 17%
  - average i-cache miss rate is almost 3%.



Average i-Cache

#### Simplification and Calibration-Single and continuous executions




System LSI, Kyushu Univ. ASPDAC2009@ Yokohama, Japan Jan. 19-22, 2009 26/XXXII



- Fourteen applications of Mibench
  - automotive, security, consumer, network, telecommunication
- CIs (DFGs) are extracted from applications
- Simplescalar's cycle-accurate simulator is extended to simulate a reconfigurable instruction set processor
- Model Construction
  - simulating all applications
  - collecting required information -
  - model simplification and calibration

~ 4 hours to completion on a PC: Dual Core, Intel 6600@2400Mhz, 2GB RAM





System LSI, Kyushu Univ. ASPDAC2009@ Yokohama, Japan Jan. 19-22, 2009


**28/XXXII** 

## Design Space Exploration Using CAnSO

- The design of a RAC including different components entails a multitude of design parameters
- Examining 100 design points using 14 applications:
  - Simulation: 17 days
  - CAnSO: 4 hours
- Using CAnSO, re-simulation is not needed after establishing the model

#### Using CAnSO for Design Space Exploration of the RAC

#### Increasing the width of RAC increases speedup



the small heights  $\rightarrow$  very low speedup


Height> 5: RAC's longer critical path delay → speedup declines

System LSI, Kyushu Univ. ASPDAC2009@ Yokohama, Japan Jan. 19-22, 2009 30/XXXII



#### Applying modification to the design $\rightarrow$

- Small time is required for repeating the simulation
- Each iteration of the CAnSO takes less than a minute



System LSI, Kyushu Univ. ASPDAC2009@ Yokohama, Japan Jan. 19-22, 2009 31/XXXII



- o A combined analytical and simulation-based model (CAnSO
- Suitable for Suitable for Thanks for your attention!
- Sufficient flexibility in a rapid evaluation of modified target architectures
- Substantially reduce the design or optimization time while preserving a reasonable accuracy
- Proves less than 2% variation in evaluation results
- Uncalibrated CAnSO depicts 22% difference in average
- Future work:
  - Expanding CAnSO to support control instructions
  - Considering more complicated RAC architectures
    System LSI, Kyushu Univ. ASPDAC2009@ Yokohama, Japan Jan. 19-22, 2009

32/XXXII