
*Array Like Runtime Reconfigurable
MIMO Detector for 802.11n
WLAN:A design case study*

Pankaj Bhagawat

Rajballav Dash

Gwan Choi

Texas A&M University-CollegeStation


Outline

- Background
 - MIMO Detection as a Tree Search
 - Related Work
 - Fixed Sphere Decoder and Architecture
 - Architectural Space Exploration
 - Integration Issues in a Communication System
-

Standards using MIMO and Requirements

- LAN: 802.11n
 - WAN: WiMax, LTE etc
 - 1Gbps systems like WIGWAM
 - All support multiple modulation and coding schemes (MCS)
 - Very high throughput requirements at BaseBand
 - Ease of integration
-

Why MIMO?




Ant₁

- Spatial Multiplexing is especially attractive
- The transmitter is able to send out multiple data streams on the *same* frequency
- More throughput without extra BW

Ant_n


Transmitter

MIMO System



- Binary data is encoded with a rate R code
- Coded bits grouped (in $\log_2 \eta$) and mapped to a η -ary QAM symbol
- *Independent* QAM symbols transmitted over multiple antennas

MIMO System



- Each Rx antenna sees *weighted superposition* of (or interference from) signals
- from all Tx antennas
 - Rx_1 sees $s_1 h_{11} + s_2 h_{21}$ and Rx_2 sees $s_1 h_{12} + s_2 h_{22}$
 - $h_{11}, h_{12} \dots$ are random channel gains (fading)
 - Noise samples n_1 and n_2 further corrupts the interference laden signals
- MIMO detection involves removing the interference in presence of noise
- Knowledge of channel gains is assumed (provided by channel estimator)

$$\begin{bmatrix} y_1 \\ y_2 \end{bmatrix} = \begin{bmatrix} h_{11} & h_{12} \\ h_{21} & h_{22} \end{bmatrix} \begin{bmatrix} s_1 \\ s_2 \end{bmatrix} + \begin{bmatrix} n_1 \\ n_2 \end{bmatrix}$$

MIMO System

- Can be written in a matrix form

$$\mathbf{y} = \mathbf{H}\mathbf{s} + \mathbf{n}$$


- Best estimate (ML) $\hat{\mathbf{s}}$ of \mathbf{s} is such that it minimizes

$$\|\mathbf{y} - \mathbf{H}\mathbf{s}\|^2$$

- $\mathbf{H} = \mathbf{Q}\mathbf{R}$, \mathbf{R} is upper triangular matrix. Pick \mathbf{s} such that

$$\|\hat{\mathbf{y}} - \mathbf{R}\mathbf{s}\|^2 \text{ is minimized}$$

Tree Structure for 4x4-16 QAM MIMO System



$$d_i(s^{(i)}) = d_{i+1}(s^{(i+1)}) + |e_i(s^{(i)})|^2$$

$$|e_i(s^{(i)})|^2 = |c_{i+1}(s^{(i+1)}) - R_{ii} \cdot s_i|^2$$

$$c_{i+1}(s^{(i+1)}) = \hat{y}_i - \sum_{j=i+1}^{M_T} R_{ij} \cdot s_j$$

- Due to the upper triangular nature of \mathbf{R} , best estimate of \mathbf{s} can be treated as a tree search
- Incremental metric $|e_i|$, is always positive
- c_{i+1} , and hence $|e_i|$, depends only path history and the present QAM symbol s_i
- Path corresponding to the leaf node with least d corresponds to the best *hard* estimate of \mathbf{s} (ML)

Each node has
=16 children



$d(s^{(2)})$

$d(s^{(1)})$

Related Work

- K-best algorithm takes a BFS approach and retains K “best” paths at each level of the tree
 - Fixed throughput can be achieved
 - Sorting is very expensive
 - Large memory to store intermediate results depending on the value of “K”
 - The value of “K” is modulation scheme dependent=> difficult to achieve high resource utilization in a reconfigurable environment
 - DFS based approach : Searches the tree in a depth first manner
 - Highly random throughput, throughput not high enough
 - Hard to parallelize and pipeline due to a feedback loop
 - Linear Detectors are low complexity but has poor BER/FER
-

FSD Algorithm




$$d_4(\mathbf{s}^{(4)}) = \|y_4 - R_{44} \cdot s_4\|^2$$

$$d_3(\mathbf{s}^{(3)}) = d_4(\mathbf{s}^{(4)}) + \|y_3 - R_{34} \cdot s_4 - R_{33} \cdot s_3\|^2$$


$$d_2(\mathbf{s}^{(2)}) = d_3(\mathbf{s}^{(3)}) + \|y_2 - R_{24} \cdot s_4 - R_{23} \cdot s_3 - R_{22} \cdot s_2\|^2$$

$$d_1(\mathbf{s}^{(1)}) = d_2(\mathbf{s}^{(2)}) + \|y_1 - R_{12} \cdot s_2 - R_{13} \cdot s_3 - R_{14} \cdot s_4 - R_{11} \cdot s_1\|^2$$



Metric Computation Unit (MCU)

$$d_1(\mathbf{s}^{(1)}) = d_2(\mathbf{s}^{(2)}) + \|y_1 - R_{12} \cdot s_2 - R_{13} \cdot s_3 - R_{14} \cdot s_4 - R_{11} \cdot s_1\|^2$$



$$c_{i+1}(\mathbf{s}^{(i+1)}) = \hat{y}_i - \sum_{j=i+1}^{M_T} R_{ij} \cdot s_j$$

$$\left| e_i(\mathbf{s}^{(i)}) \right|^2 = \left| s_{i+1}(\mathbf{s}^{(i+1)}) - R_{i+1} \cdot s_i \right|^2 \quad \mathbf{S}_2 \quad \mathbf{R}_{12}$$

$$d_i(\mathbf{s}^{(i)}) = d_{i+1}(\mathbf{s}^{(i+1)}) + \left| e_i(\mathbf{s}^{(i)}) \right|^2$$

Product Computer Product Computer Product Computer

- Product Computer: Computes the products $R_{ij} \cdot s_j$
- Slicer finds the best child, MF[1:0] configures the slicer to operate for different modulation schemes

s_4, R_{14}

s_3, R_{13}

s_2, R_{12}



Y_4

ADDER

Key Features

- Systolic type array of processing elements
 - On the fly reconfiguration possible
 - Highly pipeline-able
 - Data and control flow is forward flowing
 - Fixed throughput for a given modulation scheme
 - Very high resource utilization
 - MCUs *matched* to level of the tree
 - Pipeline is not broken
-

MIMO-OFDM System(Interface)**




Packet structure in 802.11n type systems

MIMO-OFDM Symbol



** Perels, D. et. al. "ASIC Implementation of a MIMO-OFDM Transceiver for 192 Mbps WLANs." ESSCIRC 2005

MIMO-OFDM System



- MOS=MIMO-OFDM Symbol
- A detector core has to process 52 tones in 3.6microsecs.

Detector Array



Nodes

- Processing time for 52 tones, T_p , is given by $T_p = 52 \lceil \eta / m \rceil C_d / (k + 1)$
- η depends on the modulation format used, $\eta=4$ (QPSK), 16 (16-QAM), 64 (64-QAM).


- C_d is the combinational delay of the un-pipelined array.

$i=3$

$i=2$

$i=1$

Architectural Space




- In actual simulations $T_p = 3000$ ns (to account for 15-20% pessimism factor).

Power, Delay, and Area Estimation

- Power consumption mainly due to logic and clock network
 - Clock network is modeled as a symmetrical mesh.
 - Global clock network power was estimated using HSPICE
 - Local power is estimated using capacitive load due to number of flops driven by a local clock buffer
 - Synopsys DC was used to estimate logic power, area, and timing of the detector
 - DC retiming utility was used to introduce and retime the pipes
-

Architectural Exploration for Low Area


- Find (m,k) such that it meets the throughput requirements for all modes and has minimum area
- 64-QAM is most intensive \Rightarrow find (m,k) to meet throughput requirement for it
- $M=3$, and $k=8$ is able to meet the requirement with lowest area



Architectural Exploration for Low Power

- Power consumption profiles differ with the modulation modes
 - Power consumption has to be optimized over all the modes
 - Find (m,k) such that the aggregate power is minimized and detector still meet the throughput requirements
-

Architectural Exploration for Low Power



- Aggregate power $Pow_{agg} = Prob(QPSK) * Pow(QPSK) + Prob(16QAM) * Pow(16QAM) + Prob(64QAM) * Pow(64QAM)$
- All the probabilities can be assumed =1/3, since there is no a-priori knowledge
- Pow_{agg} as a function of (m,k) is shown in the figure
 - Not all points meet the throughput req.
 - Admissible points are shown as stems.
 - $m=4$ and $k=5 \Rightarrow$ lowest power while meeting throughput req.

Results

OUR ASIC IMPLEMENTATION DETAILS

Design Parameters	Area Optimized	Power Optimized
Target Tech. Library	Nangate 45nm PDK	Nangate 45nm PDK
Pipeline Stages (k)	8	5
Parallelism (m)	3	4
Gate Equivalent	58.2k	67.7k
Power Consumption	11.91mW	9.7mW
Frequency: QPSK	38.8MHz	18MHz
Frequency: 16-QAM	116.3MHz	71.8MHz
Frequency: 64-QAM	426.6MHz	287.3MHz
Throughput Requirement: QPSK	115.6Mbps	115.6Mbps
Throughput Achieved: QPSK	155Mbps	144Mbps
Throughput Requirement: 16-QAM	231.1Mbps	231.1Mbps
Throughput Achieved: 16-QAM	310.13Mbps	287.2Mbps
Throughput Requirement: 64-QAM	346.7Mbps	346.7Mbps
Throughput Achieved: 64-QAM	465.38Mbps	430.95Mbps

Conclusion & Future Work

- First design pushes for least area
 - Second one tries to achieve least power
 - Detector is configurable depending the modulation scheme used
 - Future work will focus on architectures to support different *sized* MIMO systems(2x2,3x3,4x4 etc), this finds application in a multi-protocol device or SDR
-

Thank You!!
