Title | (Invited Paper) Development of Full-HD Multi-standard Video CODEC IP Based on Heterogeneous Multiprocessor Architecture |
Author | *Hiroaki Nakata, Koji Hosogi, Masakazu Ehama, Takafumi Yuasa, Toru Fujihira (Hitachi, Ltd., Japan), Kenichi Iwata, Motoki Kimura, Fumitaka Izuhara, Seiji Mochizuki, Masaki Nobori (Renesas Technology Corp., Japan) |
Page | pp. 528 - 534 |
Detailed information (abstract, keywords, etc) | |
Slides |
Title | (Invited Paper) A 65nm Dual-mode Baseband and Multimedia Application Processor SoC with Advanced Power and Memory Management |
Author | *Tatsuya Kamei, Tetsuhiro Yamada, Takao Koike, Masayuki Ito, Takahiro Irita, Kenichi Nitta, Toshihiro Hattori, Shinichi Yoshioka (Renesas Technology Corp., Japan) |
Page | pp. 535 - 539 |
Detailed information (abstract, keywords, etc) | |
Slides |
Title | (Invited Paper) UniPhier: Series Development and SoC Management |
Author | *Yoshito Nishimichi, Nobuo Higaki, Masataka Osaka, Seiji Horii, Hisato Yoshida (Panasonic Corp., Japan) |
Page | pp. 540 - 545 |
Detailed information (abstract, keywords, etc) |