

# **A Versatile Recognition Processor for Sensor Network Applications**


**Risako Takashima, Yuya Hanai,  
Yuichi Hori, and Tadahiro Kuroda**

***Keio University***

# Background

- Target applications

- ◆ Mobile phone, Digital still camera...
- ◆ Sensor Network Applications: Business Microscope<sup>[1]</sup>




- Required specifications

- ◆ Versatility: input signals (Image, Sound, Acceleration...)
- ◆ Low energy consumption: less than sub-mJ/frame

# This Work

- **0.47mJ versatile recognition processor**
  - ◆ “Algorithm driven” architecture : No parallel PEs
  - ◆ For image, sound, and acceleration



# Overall Optimization Procedure

## 1. Algorithm Development


- ◆ Haar-Like Feature (HF)
  - Low computational cost
- ◆ Cascaded Classifier (CC)
  - 98% computational cost reduction

## 2. Architecture Design


- ◆ Classifier Data Cache

## 3. Circuit Design

- ◆ HF Index Rearrangement
- ◆ HF Coordinates Decoder (HFCD)
- ◆ HF Value Extractor (HFVE)




Haar-like Feature




Cascaded Classifier


# Block Diagram



# Micrograph and Performance Summary



<b>Technology</b>	<b>90nm CMOS</b>	
<b>Supply Voltage</b>	<b>0.9V</b>	
<b>Layout Area</b>	<b>0.89mm<sup>2</sup></b>	
<b>Number of Transistors</b>	<b>2.1M</b>	
<b>Clock Frequency</b>	<b>54MHz</b>	
<b>Energy Consumption</b>	<b>Image</b>	<b>0.47mJ/frame</b>
	<b>Sound</b>	<b>0.28<math>\mu</math>J/frame</b>
	<b>Acceleration</b>	<b>0.15<math>\mu</math>J/frame</b>



# Conclusion

- **0.47mJ versatile recognition processor is developed using a 90nm CMOS technology**
- **Overall optimization of processor design contributes to versatility and energy efficiency**