

# Improved Clock-Gating Control Scheme for Transparent Pipeline

J.H. Choi<sup>1</sup>, B.G. Kim<sup>2</sup>, A. Dasgupta<sup>3</sup>, and K. Roy<sup>2</sup>

<sup>1</sup>SoC Architecture Lab, DMC R&D Center, Samsung Electronics, Korea

<sup>2</sup>Electrical and Computer Eng., Purdue University, W. Lafayette, IN, USA

<sup>3</sup>SoC Enabling Group, Intel Corporation, Austin, TX, USA

# Outline

- Introduction
- Previous Works
- Proposed Approach
- Simulation Results
- Conclusion


# Introduction

- What is the clock-gating?
  - Reduce power by blocking clock pulses to inactive logic blocks
  - Used for dynamic power reduction
  - Applicable in different levels of design hierarchy from the individual register level to the system level



# Stage-Level Clock-Gating


## ■ Traditional stage-level clock-gating



## ■ Clock-gating register


- EN : clock enable signal
- Clocked whenever Valid=1

EN	Operation
0	Hold (clock-gated)
1	Normal operation



# Stage-Level Clock-Gating (cont.)

## ■ Traditional stage-level clock-gating



- Valid=1 when new data arrives at the first stage.
- Each stage is clocked when its Valid(=EN) is 1.
- Each stage is clocked one time for one data set.**


[ C: clocked, U: clock-gated (hold) ]

# Transparent Pipeline


[Jacobson, ISLPED'04]

## ■ Transparent pipeline


- Save clock power by dynamically making registers transparent
- Intermediate stages are replaced with transparent stages which can selectively bypass data.



- Example: the 2<sup>nd</sup> stage bypass the data  $A$  driven by the 1<sup>st</sup> stage.



# Transparent Pipeline (cont.)



Time Step

(1)	Valid	1	0	0	0	0	0
	Clock	C	U	U	U	U	U
(2)	Valid	0	1	0	0	0	0
	Clock	U	C	U	U	U	U
(3)	Valid	0	0	1	0	0	0
	Clock	U	U	C	U	U	U
(4)	Valid	1	0	0	1	0	0
	Clock	C	U	U	C	U	U
(5)	Valid	0	1	0	0	1	0
	Clock	U	C	U	U	C	U
(6)	Valid	0	0	1	0	0	0
	Clock	U	U	C	U	U	U
(7)	Valid	0	0	0	1	0	0
	Clock	U	U	U	C	U	U
(8)	Valid	0	0	0	0	1	0
	Clock	U	U	U	U	C	U


	Valid	1	0	0	0	0	0
	Clock	C	T	T	T	T	U
	Valid	0	1	0	0	0	0
	Clock	U	T	T	T	T	U
	Valid	0	0	1	0	0	0
	Clock	U	T	T	T	T	U
	Valid	1	0	0	1	0	0
	Clock	C	T	T	C	U	U
	Valid	0	1	0	0	1	0
	Clock	U	T	T	U	C	U
	Valid	0	0	1	0	0	0
	Clock	U	T	T	U	U	U
	Valid	0	0	0	1	0	0
	Clock	U	T	T	T	T	U
	Valid	0	0	0	0	1	0
	Clock	U	T	T	T	C	U

[ C: clocked, U: clock-gated (hold), T: transparent (bypassing) ]


# Collapsible Pipeline

[Shimada et al., ISLPED'03]

- Adjust pipeline depth with *transparent* stages
  - Normal operation with freq. =  $F$



- Low-power operation (shallow mode) with freq. =  $F/2$





- Clock power saving in *shallow* mode
- No power reduction in normal operation




# Contributions

- Previous transparent pipeline [Jacobson, ISLPED'04]
  - Limited to two consecutive transparent stages
  - Transparent stages need two separate clock lines for separate control of master and slave latch.




- Proposed approach
  - Improved control logic for transparent pipeline
    - Applicable to any number of pipeline stages
    - Easily extended for pipeline collapsing
  - Low overhead FF for transparent mode

# Proposed Transparent Pipeline



# Pipeline Registers


## ■ Normal (opaque) stage



EN	Operation
0	Hold (clock-gated)
1	Normal operation

- EN: Clock enable signal
- B: Transparent state bit (0: transparent, 1: opaque)


## ■ Transparent stage




EN	B	Operation
0	0	Bypass (transparent)
0	1	Hold (clock-gated)
1	1	Normal operation

# Pipeline Registers (cont.)


- Schematic of static D-FF



CLK=0	CLK=1
U1/U6 on U3/U4 off <b>(M.Latch on)</b>	U1/U6 off U3/U4 on <b>(S.Latch on)</b>




(Tri-state buffer)




# Pipeline Register (cont.)

- D-FF with transparent mode




# Proposed Transparent Pipeline



- **Criteria for correct functionality** (to avoid race conditions):  
At least one opaque stage between two different data sets
- **Req signal**: Generated when a stage needs to accept new data set, to notify that other stage in the downstream should take the data.

# Control Logic

- Control logic for transparent stage registers




Inputs	Outputs
<b>B_curr</b> : current state (0: transparent)	<b>B_next</b> : next state
<b>Valid</b> : data valid bit	<b>EN</b> : clock enable signal
<b>Req_prev</b> : from the prev stage	<b>Req_next</b> : to the next stage

# Control Logic (cont.)

- Truth table and gate-level implementation

Inputs			Outputs		
B_curr	Valid	Req_prev	B_next	EN	Req_next
0	0	0	0	0	0
1	0	0	1	0	0
0	0	1	0	0	1
0	1	1	1	1	0
1	1	1	1	1	1
0	1	0	0	0	0
1	1	0	0	0	1
1	0	1	x (1)	x (0)	x (1)



Transparent stage is **clocked (EN=1)**  
when both **Valid and Req\_prev** are 1.




# Control Logic (cont.)

## Working example in 5-stage pipeline

Time step	1st (opaque)			2nd (trans)					3rd (trans)					4th (trans)					5th (opaque)		
	V	E	R+	V	B-	B+	E	R+	V	B-	B+	E	R+	V	B-	B+	E	R+	V	E	R+
(1)	1	1	1	0	0	0	0	1	0	0	0	0	1	0	0	0	0	1	0	0	0
(2)	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
(3)	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
(4)	1	1	1	0	0	0	0	1	0	0	0	0	1	1	0	1	1	0	0	0	0
(5)	0	0	0	1	0	0	0	0	0	0	0	0	0	0	1	1	0	0	1	1	1
(6)	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	1	0	0	0	0	0
(7)	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	1	0	0	0
(8)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1



[ V: Valid, E: Enable, B-: B\_curr, B+: B\_next, R+: Req\_next ]



# Control Logic (cont.)



- Extension for collapsible pipeline

Inputs				Outputs		
Collapse	B_curr	Valid	Req_prev	B_next	EN	Req_next
0	Same as previous			Same as previous		
1	x	x	x	0	0	Req_prev




# Simulation Results

- Comparison with the previous transparent pipeline technique [Jacobson, ISLPED'04]
  - $V_{dd}=1.2V$ ,  $f=500MHz$ , IBM 90nm technology
  - Pipeline utilization varies from 0.1 to 0.9.
  - 64-bit 4-stage pipeline



# Simulation Results (cont.)


- Power saving over traditional stage-level clock-gating
  - Various pipeline depth and width are considered.
  - Power overhead of control logics is included.




- More power saving from wider and deeper pipelines
- At high utilization (0.9), the proposed approach consumes more power due to control overhead and increased glitch.

# Simulation Results (cont.)

- Extension to collapsible pipeline
  - 64-bit 5-stage pipeline (2nd and 4th stages are collapsible)
  - $f_{\text{normal}}=500\text{MHz}$ ,  $f_{\text{shallow}}=250\text{MHz}$



- In shallow mode, clock power decreases to  $\sim 1/3$  of normal mode.



# Summary

- Clock-gating technique for dynamic power reduction
  - Compact control logic for transparent pipeline
  - Applicable to any number of pipeline stages
  - Transparent FF with low hardware overhead
  - Energy/performance trade-off through pipeline stage collapsing