An Analytical Dynamic Scaling of Supply Voltage and Body Bias Exploiting Memory Stall Time Variation

 [†]Jungsoo Kim, [†]Younghoon Lee, [‡]Sungjoo Yoo, and [†]Chong–Min Kyung
 [†] Dept. of EE at KAIST, Korea
 [‡] Dept. of EE at POSTECH, Korea



Contents

- Introduction
- Motivation
- Related Works
- Preliminary
 - Processor Energy Model
 - Workload Profiling
- Memory Stall Time-Aware DVFS
- Experimental Results
- Conclusion

Introduction

- Dynamic voltage and frequency scaling (DVFS)
 - Supply voltage scaling: effective to reduce switching energy consumption

$$P_{sw} = \alpha C_{eff} V_{dd}^2 f$$

- Adaptive body biasing (ABB)
 - Body bias voltage scaling: effective to reduce leakage energy consumption



+ : forward body bias (FBB)

Introduction

- Dynamic voltage and frequency scaling (DVFS)
 - Processor frequency is set as follows

Frequency (f) = $\frac{\text{Remaining workload}(w)}{\text{Remaining time - to - deadline}(t^{R})}$

➔ The accuracy of remaining workload prediction plays a crucial role in DVFS.



Motivation

- Software workload varies due to
 - Data dependency (data dependent loop iterations)
 - Control flow dependency (if/else, switch-case)
 - Architectural dependency (cache/TLB hit/miss)

0.3 0.2 0.1 0.0 0.0 0.0E+00 5.0E+06 1.0E+07 1.5E+07 2.0E+07 2.5E+07 Per-frame clock cycles < Per-frame profiling results of MPEG4 decoder

when decoding 2000 frames of 1920x800 'Harry Potter' >

@ LG XNOTE LW25 laptop

Motivation

- Memory stall cycle varies as processor frequency changes.
 - Processor frequency $\uparrow \rightarrow$ number of execution cycles \uparrow
- Memory stall time has runtime distribution.



< Processor computation Workload>

< Memory stall time>

Related Works

- Runtime distribution-aware DVFS [1][2][3][4][5]
 - Only exploit runtime distribution of processor computation workload
- Memory stall-aware DVFS [6][7]
 - Not exploit workload distribution

Our Contribution

- First approach which tackles the distributions of both processor computation and memory stall workloads and their correlation
 - 9.6% ~ 30.0% further energy savings compared to the previous approaches



< Processor computation Workload>

Terminology

Target application: periodic task with real-time constraint



Solution Overview

- Solution consists of design-time and runtime jobs.
 - Design time job: finding remaining workload prediction which minimizes average energy consumption
 - Runtime job: scaling voltage and frequency with slack reclamation



Contents

- Introduction
- Motivation
- Related Works
- Preliminary
 - Processor Energy Model
 - Workload Decomposition
- Memory Stall Time-Aware DVFS
- Experimental Results
- Conclusion



Subthreshold

Gate Leakage

12

where

 $K_1 \sim K_6 \& I_j$: technology process-specific parameters C_{eff} : design-specific parameters which models effective capacitance (including average switching activity)

 $N_{\rm g}$: design-specific parameters which models effective gate count

[EM1] S. M. Martin, et al., "Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads," in Proc. ICCAD 2002.

Energy Model

• Characterization flow



< Characterization flow of energy model >

Energy Model

• Approximated energy model [KIM][BYUN]



50

75

100

1.82e-1

1.82e-1

1.82e-1

1.28

1.28

1.28

where a_s, b_s, a_l, b_l, c are curve fitting parameters.

1.25e-7

1.39e-6

8.72e-6

18.16

15.65

13.78

0.17

0.19

0.21

1.32 (0.52)

1.26 (0.42)

1.95 (0.65)

[KIM] J. Kim, et al., "An analytic dynamic scaling of supply voltage and body bias based on parallelism-aware workload and runtime distribution," in IEEE TCAD, Vol. 28, No. 4, Apr. 2009.

[BYUN] W.-H. Byun, et al., "Processor energy estimation method using cycle-approximate simulator," in ISOCC 2008.

Workload Decomposition

- Total number of execution cycles consists of
 - Processor computation cycle (x^{comp})
 - Memory stall cycles (x^{stall})

$$x(f^{prof}) = x^{comp} + x^{stall} = x^{comp} + f^{prof} \cdot t^{stall}$$

where

x. total # of cycles
x^{comp}: # of computation cycles
x^{stall}: # of memory stall cycles
t^{stall}: amount of memory stall time
f^{prof}: profiling frequency

• Memory stall time

$$t^{stall} = \frac{x(f_{(j)}^{prof}) - x(f_{(k)}^{prof})}{f_{(j)}^{prof} - f_{(k)}^{prof}}$$

where

f^{*prof*} : profiling frequency level at the *j*-th frequency level

Contents

- Introduction
- Motivation
- Related Works
- Preliminary
 - Processor Energy Model
 - Workload Profiling
- Memory Stall Time-Aware DVFS
- Experimental Results
- Conclusion

Calculation of Total Energy Consumption

- Total energy consumption (E_i) consists of
 - Processor computation energy consumption (E_i^{comp})
 - Memory stall energy consumption (*E_i^{stall}*)

$$E_1 = E_1^{comp} + E_2^{stall}$$

where

$$E_{1}^{comp} = \left(e^{comp}(f_{1}) \cdot x_{1}^{comp} + e^{comp}(f_{2}) \cdot x_{2}^{comp}\right)$$

$$E_{1}^{stall} = \left(e^{stall}(f_{1}) \cdot f_{1}t_{1}^{stall} + e^{stall}(f_{2}) \cdot f_{2}t_{2}^{stall}\right)$$

$$\begin{bmatrix} \mathbf{n}_{1} \\ (\mathbf{x}_{1}^{comp} / \mathbf{t}_{1}^{stall}) \end{bmatrix} \xrightarrow{\mathbf{n}_{2}} \begin{bmatrix} \mathbf{n}_{2} \\ (\mathbf{x}_{2}^{comp} / \mathbf{t}_{2}^{stall}) \end{bmatrix}$$

$$\leq \text{Basic case} \geq$$

Frequency vs. Workload Prediction

• Frequency is set as follows.



Freq. setting of n_{i+1} $f_2 = \frac{W_2}{t_2^R} = \frac{W_2}{t_1^R \gamma_1}$ where

 $\gamma_1 = 1 - \frac{x_1^{comp}}{w_1} - \frac{t_1^{stall}}{t_1^R}$

where

 w_i : computation workload prediction t_i^R : remaining time-to-deadline



< Remaining time vs. workload prediction >

Energy Consumption vs. Workload Prediction

- Energy consumption varies according to workload prediction.
 - Workload prediction of n₁ (w₁) ↑ → frequency of n₁ (f₁) ↑ → remaining time of n₂ (t₂) ↑ → frequency of n₂ (f₂) ↓

$$E_{1} = E_{1}^{comp}(f_{1}, f_{2}, t_{1}^{R}) + E_{1}^{stall}(f_{1}, f_{2}, t_{1}^{R})$$

$$f_{1} = \frac{w_{1}}{t_{1}^{R}} \qquad f_{2} = \frac{w_{2}}{t_{2}^{R}} = \frac{w_{2}}{t_{1}^{R}\gamma_{1}}$$

$$E_{1} = E_{1}^{comp}(w_{1}, w_{2}, t_{1}^{R}) + E_{1}^{stall}(w_{1}, w_{2}, t_{1}^{R})$$

$$\boxed{\mathbf{n}_{1}} \qquad \mathbf{n}_{2} \qquad \mathbf{n}_{1} \qquad \mathbf{n}_{2} \qquad \mathbf{n}_{1} \qquad \mathbf{n}_{1} \qquad \mathbf{n}_{2} \qquad \mathbf{n}_{1} \qquad \mathbf{n}_{1} \qquad \mathbf{n}_{1} \qquad \mathbf{n}_{2} \qquad \mathbf{n}_{1} \qquad \mathbf{n}_{1} \qquad \mathbf{n}_{2} \qquad \mathbf{n}_{1} \qquad \mathbf{n}_{1} \qquad \mathbf{n}_{1} \qquad \mathbf{n}_{2} \qquad \mathbf{n}_{1} \qquad \mathbf{n}_{1} \qquad \mathbf{n}_{2} \qquad \mathbf{n}_{1} \qquad \mathbf{n}_{1} \qquad \mathbf{n}_{2} \qquad \mathbf{n}_{1} \qquad \mathbf{n}_{2} \qquad \mathbf{n}_{1} \qquad \mathbf{n}_{2} \qquad \mathbf{n}_{1} \qquad \mathbf{n}_{1} \qquad \mathbf{n}_{2} \qquad \mathbf{n}_{2} \qquad \mathbf{n}_{1} \qquad \mathbf{n}_{2} \qquad \mathbf{n}_{2} \qquad \mathbf{n}_{1} \qquad \mathbf{n}_{2} \qquad \mathbf{$$

Workload Prediction

- Energy-optimal workload prediction varies according to remaining time.
 - Quantize probable remaining time into N levels (each level is called *bin*)
 - Workload prediction at each bin
 - → Quantization step size ↓ → Energy savings ↑ (due to more accurate workload prediction)



Calculation of Average Energy Consumption

 Average energy consumption is calculated by integrating E_i w.r.t. joint PDF.

$$\overline{E_{1}}(w_{1}, w_{2}, t_{1}^{R}) = \int \cdots \int (E_{1}^{comp} + E_{1}^{stall}) J_{1}J_{2}dx_{1}^{comp} dt_{1}^{stall} dx_{2}^{comp} dt_{2}^{stall}$$

$$\boxed{\begin{array}{c} \mathbf{n_{1}} \\ (\mathbf{x_{1}^{comp} / t_{1}^{stall}) \end{array}} \\ \int J_{1} \\ \int J_{$$

Runtime Step

- Runtime step
 - 1. Find workload prediction by measured remaining time
 - 2. Adjust frequency while satisfying the real-time constraint
 - 3. Adjust (V_{dd}, V_{bb}) by accessing a table which stores energyoptimal pairs of (V_{dd}, V_{bb}) for frequency levels





Contents

- Introduction
- Motivation
- Related Works
- Preliminary
 - Processor Energy Model
 - Workload Profiling
- Memory Stall Time-Aware DVFS
- Experimental Results
- Conclusion

Experimental Setup

- Frequency
 - 333MHz ~ 2.333GHz, 7 levels (333MHz step)
 - Transition overhead: 40 μ s
- Voltage
 - Supply voltage (V_{dd}): 0.6V ~ 1.0V
 - Body bias voltage (V_{bb}): -0.6V ~ 0V
 - Transition overhead: 100ns (assuming that on-chip regulator)



Experimental Setup

- Target application
 - MPEG4 and H.264 decoder in FFMPEG
 - 2000 frames of 1920x800 movie clip excerpted from *Harry Potter*
 - Training sample: first 1000 frames
 - Evaluation sample: the next 1000 frames
- Workload profiling environment
 - LG XNOTE LW25 laptop with Linux 2.6.3
 - PAPI: API for accessing hardware counter





-Processor: 2GHz INTEL Core2Duo T7200 -Cache: 128KB L1 I/D\$ and 4MB L2\$ -Memory: 667MHz 2GB DDR2

Experimental Setup

• Comparison

	M-AVG [6]	C-DIST [3]	C−DIST + M−AVG	CM-DIST (proposed)
Memory awareness	0	X	0	0
Workload distribution	Х	Comp. only	Comp. only	Both

- vs. M-AVG
 - MPEG4: 20.6% ~ 30.0% energy savings
 - H.264: 9.6% ~ 15.8% energy savings
 - → Due to considering workload distributions
 - →More energy savings as temperature increases



- MPEG4 vs. H.264
 - More energy savings can be obtained in MPEG4 due to larger workload distribution.



- vs. C-DIST
 - MPEG4: 14.1% ~ 14.7% energy savings
 - H.264: 10.1% ~ 14.4% energy savings
 - Due to considering memory stall workload with its distribution



- vs. C-DIST+M-AVG
 - MPEG4: 15.9% ~ 16.4% energy savings
 - H.264: 13.1% ~ 19.2% energy savings
 - Not considering the distribution of memory stall time and the correlation with processor computation workload



- Energy savings w.r.t # of bins
 - The more the number of bins, the more energy savings can be obtained.
 - Improvement becomes saturated above 25 bins.



Conclusion

- We presented a novel DVFS method exploiting distributions of both
 - Processor computation workload
 - Memory stall time
- We presented a numerical solution which finds workload prediction which gives minimum average energy consumption considering the dependency of remaining time in energy-optimal workload prediction.
- Experimental results shows that the proposed method offers $9.6\% \sim 30.0\%$ further energy savings compared with existing methods.

Thank You!!!