

# An Analytical Dynamic Scaling of Supply Voltage and Body Bias Exploiting Memory Stall Time Variation

†Jungsoo Kim, †Younghoon Lee, ‡Sungjoo  
Yoo, and †Chong–Min Kyung

† Dept. of EE at KAIST, Korea

‡ Dept. of EE at POSTECH, Korea

# Contents


- Introduction
- Motivation
- Related Works
- Preliminary
  - Processor Energy Model
  - Workload Profiling
- Memory Stall Time–Aware DVFS
- Experimental Results
- Conclusion

# Introduction

- Dynamic voltage and frequency scaling (DVFS)
  - Supply voltage scaling: effective to reduce switching energy consumption

$$P_{sw} = \alpha C_{eff} V_{dd}^2 f$$

- Adaptive body biasing (ABB)
  - Body bias voltage scaling: effective to reduce leakage energy consumption




- : reverse body bias (RBB)
- + : forward body bias (FBB)

# Introduction

- Dynamic voltage and frequency scaling (DVFS)
  - Processor frequency is set as follows

$$\text{Frequency (f)} = \frac{\text{Remaining workload (w)}}{\text{Remaining time - to - deadline (t}^R\text{)}}$$


➔ The **accuracy of remaining workload prediction** plays a crucial role in DVFS.



# Motivation

- Software workload varies due to
  - Data dependency (data dependent loop iterations)
  - Control flow dependency (if/else, switch-case)
  - Architectural dependency (cache/TLB hit/miss)



@ LG XNOTE LW25 laptop




< Per-frame profiling results of MPEG4 decoder  
when decoding 2000 frames of 1920x800 'Harry Potter' >

# Motivation

- Memory stall cycle varies as processor frequency changes.
  - Processor frequency  $\uparrow \rightarrow$  number of execution cycles  $\uparrow$
- Memory stall time has runtime distribution.



< Processor computation Workload >




< Memory stall time >

# Related Works


- Runtime distribution-aware DVFS [1][2][3][4][5]
  - Only exploit runtime distribution of processor computation workload
- Memory stall-aware DVFS [6][7]
  - Not exploit workload distribution

# Our Contribution

- First approach which tackles the distributions of both processor computation and memory stall workloads and their correlation
  - **9.6% ~ 30.0%** further energy savings compared to the previous approaches



< Processor computation Workload >





< Memory stall time >




# Terminology

Target application:  
periodic task with real-time constraint



# Solution Overview

- Solution consists of design-time and runtime jobs.
  - Design time job: finding remaining workload prediction which minimizes average energy consumption
  - Runtime job: scaling voltage and frequency with slack reclamation




# Contents

- Introduction
- Motivation
- Related Works
- **Preliminary**
  - Processor Energy Model
  - Workload Decomposition
- Memory Stall Time–Aware DVFS
- Experimental Results
- Conclusion

# Energy Model

- Golden energy model [EM1]
  - Energy consumption per cycle



< Fig. 21. Leakage source >

$$e(f, V_{dd}, V_{bb}) = \frac{P}{f} = \underbrace{C_{eff} V_{dd}^2}_{\text{Switching energy}} + N_g f^{-1} \left( \underbrace{V_{dd} K_1 e^{K_2 V_{dd}} e^{K_3 V_{bb}}}_{\text{Subthreshold leakage energy}} + \underbrace{V_{dd} K_4 e^{K_5 V_{dd}}}_{\text{Gate leakage energy}} + \underbrace{|V_{bb}| I_j}_{\text{Junction leakage energy}} \right)$$

where


$K_1 \sim K_6$  &  $I_j$ : technology process-specific parameters

$C_{eff}$ : design-specific parameters which models effective capacitance (including average switching activity)

$N_g$ : design-specific parameters which models effective gate count

# Energy Model


- Characterization flow



$$0.6V \leq V_{dd} \leq 1.0V \quad -0.6V \leq V_{bb} \leq 0V$$

$$333MHz \leq f \leq 2.333GHz$$

@ 75 °C



<  $E_{\text{cycle}}$  vs. frequency >

< Characterization flow of energy model >

# Energy Model

- Approximated energy model [KIM][BYUN]

$$e^{comp} \approx \underbrace{a_s f^{b_s}}_{\text{Switching energy}} + \underbrace{a_l f^{b_l}}_{\text{Leakage energy}} + c$$

where

$a_s, b_s, a_l, b_l, c$  are curve fitting parameters.

$$e^{stall} \approx \beta \underbrace{(a_s f^{b_s} + a_l f^{b_l} + c)}_{\text{Clock gating factor}}$$

Clock gating factor

Temp	Fitting parameters					Max (Avg.) error (%)
	$a_s$	$b_s$	$a_l$	$b_l$	$c$	
25	1.82e-1	1.28	3.83e-9	21.89	0.15	2.97 (1.07)
50	1.82e-1	1.28	1.25e-7	18.16	0.17	1.32 (0.52)
75	1.82e-1	1.28	1.39e-6	15.65	0.19	1.26 (0.42)
100	1.82e-1	1.28	8.72e-6	13.78	0.21	1.95 (0.65)

< Parameters of the approximated energy model >

[KIM] J. Kim, et al., "An analytic dynamic scaling of supply voltage and body bias based on parallelism-aware workload and runtime distribution," in IEEE TCAD, Vol. 28, No. 4, Apr. 2009.

[BYUN] W.-H. Byun, et al., "Processor energy estimation method using cycle-approximate simulator," in ISOC 2008.

# Workload Decomposition

- Total number of execution cycles consists of
  - Processor computation cycle ( $x^{comp}$ )
  - Memory stall cycles ( $x^{stall}$ )

$$x(f^{prof}) = x^{comp} + x^{stall} = x^{comp} + f^{prof} \cdot t^{stall}$$

where

$x$ : total # of cycles

$x^{comp}$ : # of computation cycles

$x^{stall}$ : # of memory stall cycles

$t^{stall}$ : amount of memory stall time

$f^{prof}$ : profiling frequency

- Memory stall time

$$t^{stall} = \frac{x(f_{(j)}^{prof}) - x(f_{(k)}^{prof})}{f_{(j)}^{prof} - f_{(k)}^{prof}}$$

where

$f_{(j)}^{prof}$ : profiling frequency level at the  $j$ -th frequency level

# Contents

- Introduction
- Motivation
- Related Works
- Preliminary
  - Processor Energy Model
  - Workload Profiling
- **Memory Stall Time–Aware DVFS**
- Experimental Results
- Conclusion



# Calculation of Total Energy Consumption


- Total energy consumption ( $E_i$ ) consists of
  - Processor computation energy consumption ( $E_i^{comp}$ )
  - Memory stall energy consumption ( $E_i^{stall}$ )

$$E_1 = E_1^{comp} + E_2^{stall}$$

where

$$E_1^{comp} = \left( e^{comp}(f_1) \cdot x_1^{comp} + e^{comp}(f_2) \cdot x_2^{comp} \right)$$

$$E_1^{stall} = \left( e^{stall}(f_1) \cdot f_1 t_1^{stall} + e^{stall}(f_2) \cdot f_2 t_2^{stall} \right)$$



< Basic case >

# Frequency vs. Workload Prediction

- Frequency is set as follows.

Freq. setting of  $n_i$

$$f_1 = \frac{W_1}{t_1^R}$$

Freq. setting of  $n_{i+1}$

$$f_2 = \frac{W_2}{t_2^R} = \frac{W_2}{t_1^R \gamma_1}$$


where

$w_i$ : computation workload prediction

$t_i^R$ : remaining time-to-deadline

where

$$\gamma_1 = 1 - \frac{x_1^{comp}}{W_1} - \frac{t_1^{stall}}{t_1^R}$$



< Remaining time vs. workload prediction >



# Energy Consumption vs. Workload Prediction

- Energy consumption varies according to workload prediction.
  - Workload prediction of  $n_1$  ( $w_1$ )  $\uparrow \rightarrow$  frequency of  $n_1$  ( $f_1$ )  $\uparrow \rightarrow$  remaining time of  $n_2$  ( $t_2$ )  $\uparrow \rightarrow$  frequency of  $n_2$  ( $f_2$ )  $\downarrow$

$$E_1 = E_1^{comp}(f_1, f_2, t_1^R) + E_1^{stall}(f_1, f_2, t_1^R)$$




$$f_1 = \frac{w_1}{t_1^R} \quad \Downarrow \quad f_2 = \frac{w_2}{t_2^R} = \frac{w_2}{t_1^R \gamma_1}$$

$$E_1 = E_1^{comp}(w_1, w_2, t_1^R) + E_1^{stall}(w_1, w_2, t_1^R)$$



# Workload Prediction


- Energy-optimal workload prediction varies according to remaining time.
  - Quantize probable remaining time into  $N$  levels (each level is called *bin*)
  - Workload prediction at each bin
- ➔ Quantization step size  $\downarrow$  ➔ Energy savings  $\uparrow$  (due to more accurate workload prediction)



# Calculation of Average Energy Consumption


- Average energy consumption is calculated by integrating  $E_i$  w.r.t. joint PDF.

$$\overline{E}_1(w_1, w_2, t_1^R) = \int \dots \int (E_1^{comp} + E_1^{stall}) J_1 J_2 dx_1^{comp} dt_1^{stall} dx_2^{comp} dt_2^{stall}$$



# Runtime Step

- Runtime step
  1. Find workload prediction by measured remaining time
  2. Adjust frequency while satisfying the real-time constraint
  3. Adjust  $(V_{dd}, V_{bb})$  by accessing a table which stores energy-optimal pairs of  $(V_{dd}, V_{bb})$  for frequency levels



$$f_i = \frac{W_{i,j}^{opt}}{t_i^R}$$

freq.	$V_{dd}$	$V_{bb}$
$f^{(1)}$	$V_{dd}^{(1)}$	$V_{bb}^{(1)}$
⋮		
$f^{(n)}$	$V_{dd}^{(n)}$	$V_{bb}^{(n)}$


A dashed arrow points from the equation to the table, indicating that the calculated frequency  $f_i$  is used to look up the corresponding  $V_{dd}$  and  $V_{bb}$  values in the table.

# Contents

- Introduction
- Motivation
- Related Works
- Preliminary
  - Processor Energy Model
  - Workload Profiling
- Memory Stall Time–Aware DVFS
- **Experimental Results**
- Conclusion

# Experimental Setup

- Frequency
  - 333MHz  $\sim$  2.333GHz, 7 levels (333MHz step)
  - Transition overhead: 40  $\mu$  s
- Voltage
  - Supply voltage ( $V_{dd}$ ): 0.6V  $\sim$  1.0V
  - Body bias voltage ( $V_{bb}$ ): -0.6V  $\sim$  0V
  - Transition overhead: 100ns (assuming that on-chip regulator)




< Energy model >



# Experimental Setup

- Target application
  - MPEG4 and H.264 decoder in FFMPEG
  - 2000 frames of 1920x800 movie clip excerpted from *Harry Potter*
    - Training sample: first 1000 frames
    - Evaluation sample: the next 1000 frames
- Workload profiling environment
  - LG XNOTE LW25 laptop with Linux 2.6.3
  - PAPI: API for accessing hardware counter



- Processor: 2GHz INTEL Core2Duo T7200
- Cache: 128KB L1 I/D\$ and 4MB L2\$
- Memory: 667MHz 2GB DDR2

< Profiling environment >



# Experimental Setup

- Comparison

	M-AVG [6]	C-DIST [3]	C-DIST + M-AVG	CM-DIST (proposed)
Memory awareness	O	X	O	O
Workload distribution	X	Comp. only	Comp. only	Both


# Experimental Results

- vs. M-AVG
  - MPEG4: 20.6% ~ 30.0% energy savings
  - H.264: 9.6% ~ 15.8% energy savings
- ➔ Due to considering workload distributions
- ➔ More energy savings as temperature increases




# Experimental Results

- MPEG4 vs. H.264
  - More energy savings can be obtained in MPEG4 due to larger workload distribution.





(a)



(b)



# Experimental Results

- vs. C-DIST
  - MPEG4: 14.1% ~ 14.7% energy savings
  - H.264: 10.1% ~ 14.4% energy savings
- ➔ Due to considering memory stall workload with its distribution




# Experimental Results

- vs. C-DIST+M-AVG
  - MPEG4: 15.9% ~ 16.4% energy savings
  - H.264: 13.1% ~ 19.2% energy savings
- ➔ Not considering the distribution of memory stall time and the correlation with processor computation workload



# Experimental Results

- Energy savings w.r.t # of bins
  - The more the number of bins, the more energy savings can be obtained.
  - Improvement becomes saturated above 25 bins.



# Conclusion

- We presented a novel DVFS method exploiting distributions of both
  - Processor computation workload
  - Memory stall time
- We presented a numerical solution which finds workload prediction which gives minimum average energy consumption considering the dependency of remaining time in energy-optimal workload prediction.
- Experimental results shows that the proposed method offers **9.6% ~ 30.0%** further energy savings compared with existing methods.



**Thank You!!!**