

A Practice of ESL Verification Methodology

from SystemC to FPGA – Using


EPC Class-1 Generation-2 RFID Tag Design as An Example

**William Young, Chua-Huang Huang†, Alan P. Su‡,
C. P. Jou and Fu-Lung Hsueh,
TSMC, Feng Chia University†, and
Global Unichip Corp.‡, Taiwan**

Outline

- **RFID System Design Challenges**
- **ESL Design Flow**
- **ESL Design Verification Results**
- **Summary and Future Work**
- **Q&A**

RFID System Design Challenges




RFID IC Architecture

- **'STD' - IP**
 - STD Cell
 - Memory (MTP)
- **Customized - IP**
 - Digital
 - PHY/Codec
 - Protocol Engine
 - PMU
 - RF Transceiver


System Design Needs

- Reader - Simulator
- Data Transfer
- Tag – Simulator

RFID System Design (C++)





ESL Design Flow



ESL Design Verification


TSMC RFID C++ Reader/Tag Models

Janus System Board




ESL Verification Flow


■ Conventional




■ Co-Emulation






ESL Design on RTL




ESL Design Verification Efficiency



Summary - ESL Design Flow on RFID



Future work : ESL w. High Level Synthesis



Q & A