A 58-63.6GHz Quadrature PLL Frequency Synthesizer Using Dual-Injection Technique

Ahmed Musa, Rui Murakami, Takahiro Sato, Win Chaivipas, Kenichi Okada, Akira Matsuzawa

Tokyo Institute of Technology, Japan






60GHz Communications

- 9 GHz unlicensed band at 60 GHz
- Several Gbps transfer rate speed
 - 3.5Gbps/ch (QPSK)
 7Gbps/ch (16QAM)

Channel Number	Low Freq. (GHz)	Center Freq. (GHz)	High Freq. (GHz)	Nyquist BW (GHz)	Roll-Off Factor
A 1	57.24	58.32	59.40	1.76	0.25
A2	59.40	60.48	61.56	1.76	0.25
А3	61.56	62.64	63.72	1.76	0.25
A4	63.72	64.80	65.88	1.76	0.25




IEEE802.15.3c Specifications

Transceiver Architecture

- Direct conversion architecture for single chip implementation
 - Small area

Lower power consumption




Single chip implementation

Transceiver Architecture

- Direct conversion architecture for single chip implementation
 - Small area

Lower power consumption



Single chip implementation

LO Topologies

- 60GHz QPLL
 - 9GHz tuning range
 - Low Q for capacitors


Poor Phase Noise

- 30GHz PLL
 - 2nd harmonic is utilized
 - Polyphase filter is used

High power consumption I/Q mismatch


60GHz OSC | Variable | Pos Q Neg Q Pos | Pos Q

30GHz OSC Polyphase Filter



Proposed Architecture

- 20GHz PLL + Injection Locked Oscillator
 - Good tradeoff between phase noise & locking range
 - Tail feedback VCO [2]
 - Proposed dual Injection ILO



- 21dB improvement in phase noise (-96dBc/Hz@1MHz)
- 7Gbps wireless transfer rate using (16QAM)