Profile Assisted Online System-Level Performance and Power Estimation for Dynamic Reconfigurable Embedded Systems

Jingqing Mu, Roman Lysecky

Department of Electrical and Computer Engineering

University of Arizona

jqmu@ece.arizona.edu, rlysecky@ece.arizona.edu


http://www.ece.arizona.edu/~embedded





Introduction – Hardware/Software Partitioning

(Design-time/Static Partitioning)



- Static HW/SW Partitioning
 - Pros:
 - Speedup of 2X to 10X
 - Energy reduction of 25% to 95%
 - Cons:
 - Cannot adapt to changing system/application execution


Introduction – Hardware/Software Partitioning (Dynamic Reconfiguration and Adaptable Systems)

Software Application Application (C/C++)Profiling Critical Partitioning Kernels SW HW. HW_{N} uР D\$ Memory

- Runtime Reconfiguration & FPGAs
 - Reconfigure FPGA for different HW circuits
 - Dynamically adapt HW at runtime as needed
 - Optimize performance or power consumption
 - Transmutable Processors [Bauer et al., DAC 2008][Shafique et al., DAC 2009]
 - Reconfigure custom instructions within processor datapath
 - Adapts to non-deterministic application behavior using runtime execution behavior
 - Average speedups of 3.6X or energy reduction of 29%
 - Input-Driven Self Configuration [Bruneel et al. DATE 2009]
 - Adapts HW circuit based on actual inputs to the systems (e.g. common input parameters utilized within FIR computation)

Introduction – Hardware/Software Partitioning

(Dynamic Reconfiguration and Adaptable Systems)




- Runtime Reconfiguration & FPGAs (cont.)
 - Dynamic Co-processor Selection [Fu & Compton, FPGA 2005][Fu & Compton, FCCM 2008]
 - Selects among multiple coprocessor alternatives for HW circuits with varying area/speedup tradeoffs
 - Guided by changes in application phase behavior at runtime


Introduction – Hardware/Software Partitioning

(Dynamic Reconfiguration and Adaptable Systems)

- Runtime Reconfiguration & FPGAs (cont.)
 - Warp Processors [Mu & Lysecky, TODAES 2009][Lysecky et al., TODAES 2006]
 - Dynamically translates critical SW kernels to HW to optimize performance or power
 - Performance-driven: Average speedup of 2.5X
 - Low-Power: Average power reduction of 74%




Introduction – Hardware/Software Partitioning (Dynamically Adaptable Systems)



- Dynamically Adaptable Systems:
 - Provides advantages over statically partitioned/optimized implementations:
 - Data input can affect application execution
 - Execution environment can affect application execution
 - Human-interaction non-deterministically affects
 execution behavior
 - <u>Accurate runtime execution statistics and</u> <u>estimation methods are needed to guide</u> <u>dynamic reconfiguration, adaptation, and/or</u> <u>optimization methods</u>


Dynamically Reconfigurable Embedded Systems

(Target Reconfigurable System Architecture)




- Dynamically Adaptable System Architecture:
 - 624 MHz XScale Processor
 - Voltage scalable with discrete voltage and frequency settings
 - 32 KB instruction and data caches
 - FPGA
 - Model on Xilinx Viretx-4 with 2 independent reconfigurable regions
 - Maximum frequency of 175 MHz
 - Frequency scalable in 5MHz increments
 - Note: actual maximum frequency dependent on hardware kernel
 - 32 MB Off-chip Memory
 - Dynamic Application Profiler (DAProf) [Shankar & Lysecky, DAC 2009]
 - Loop-level profiler utilized to determine dynamic kernel execution statistics

Dynamically Reconfigurable Embedded Systems (Target Reconfigurable System Architecture)




- Dynamically Adaptable System Architecture
 - Software:
 - Software available for all kernels
 - Hardware:
 - Hardware kernels determined at design time for any application kernel yielding a performance/power improvement over the original software application
 - If kernel is not available in hardware at time of execution, software will be utilized
 - Performance-driven:
 - Select subset of kernels to configure within FPGA to maximize performance
 - Low-Power:
 - Select kernels to implement within FPGA, voltage/frequency for processor, and frequency for each kernel to minimize power consumption


Profile Assisted System-Level Performance/Power Estimation (Profile Epoch Based Re-Optimization)



- Dynamic Application Profiler (DAProf)
 - Non-intrusive application profiler
 - Provides loop/kernel-level profiling identifying frequently executed loops
 - Provides execution breakdown of executions and average iterations per execution
 - Greater than 95% accuracy in reported statistics
 - Profile epoch (*pe*) defines the granularity of profile updates (*e.g. every 30 ms*)
 - Updated profile utilized to re-optimize system using profile assisted estimation framework



Profile Assisted System-Level Performance/Power Estimation (Estimation Framework)



- Processor/Cache Statistics
 - Average Cycles per Instruction (CPI)
 - Instruction Cache Hits (*I*\$_{Hits})/Misses (*I*\$_{Misses})
 - Data Cache Hits (D\$_{Hits})/Misses (D\$_{Misses})
 - Data Cache Write Backs (D\$_{WriteBacks})
 - Data Cache Replacements (D\$_{Replacements})


- Execution Profile for each Kernel (K)
 - Kernel Executions (Execs_i)
 - Average Iterations per Execution (AvgIter,)
- FPGA Configuration
 - Current Kernels in FPGA (*R*_{current})

dynamic information

Profile Assisted System-Level Performance/Power Estimation (Performance Estimation)

- Performance Estimation
 - Estimate speedup starting with Amdahl's Law considering kernels implemented within FPGA

$$S_{HW/SW[pe_{t+1}, pe_{t+2}]} = \frac{1}{1 - \sum \% Exec_i + \sum \frac{\% Exec_i}{Speedup_i}}$$



- Utilize estimate of percentage of execution time for each kernel in previous profile epoch (%Exec,)
 - Estimated using dynamic profile and estimate of software execution cycles based on static analysis of application binary
 - Average Execution Path:

$$\% Exec_{i} = \frac{AvgExecPath_{i} * Execs_{i} * AvgIters_{i}}{\sum AvgExecPath_{i} * Execs_{i} * AvgIters_{i}}$$

• Maximum Execution Path:

$$\% Exec_{i} = \frac{MaxExecPath_{i} * Execs_{i} * AvgIters_{i}}{\sum MaxExecPath_{i} * Execs_{i} * AvgIters_{i}}$$

Profile Assisted System-Level Performance/Power Estimation (Performance Estimation)

- Performance Estimation (cont.)
 - Kernel speedup estimation consider both hardware execution cycles and communication cycles:

$$Speedup_{i} = \frac{K_{i(SW)Time}}{K_{iTime} + K_{iCommTime}}$$

• Normalize performance estimation to software:


$$HW/SW_{Time} = \frac{1}{Speedup_{HW}/SW} = 1 - \sum\% Exec_i + \sum\frac{\% Exec_i}{Speedup_i}$$

• Estimate impact of reconfiguration overhead:

 $S_{HW/SW[pe_i, pe_{i+1}]} = 1 * \% ReconfTime + S_{HW/SW[pe_i, pe_{i+1}]} * (1 - \% ReconfTime)$


 Percentage of reconfiguration time (%ReconfTime) for the next profile epoch is estimated based on which new kernels must be configured with the FPGA:

$$\% ReconfTime = \frac{\sum T_{K_i Reconf}}{|pe|}, \forall K_i \notin R_{current}$$



Profile Assisted System-Level Performance/Power Estimation (Power Estimation)

- Power Estimation
 - Power Estimation utilizes performance estimation to determine overall system power including microprocessor, instruction cache, data cache, FPGA, and off-chip memory



• Processor:

$$P_{\mu P} = P_{\mu P}(Active) * \mu P_{\mathcal{A}Active} + P_{\mu P}(Idle) * \mu P_{\mathcal{A}Idle}$$

$$\mu P_{\text{%Active}} = Speedup_{HW/SW} * \begin{pmatrix} 1 - \sum \% Exec_i + \\ \sum \left(\frac{\% Exec_i}{Speedup_i} * \frac{K_{iCommTime}}{K_{iCommTime}} + K_{iTime} \right) \end{pmatrix}$$

• FPGA:

$$P_{FPGA} = \sum P_{K, (Static)} + \sum \left(P_{K, (Dynamic)(F_{h})} * K_{I^{c_{h}}Acuve} \right)$$

• Dynamic power consumption for each kernel is scaled to the kernel frequency $(F_{\kappa i})$

$$P_{K_i(Dynamic)(F_{K_i})} = P_{K_i(MAX(F_{K_i}))} * \frac{F_{K_i}}{MAX(F_{K_i})}$$

Profile Assisted System-Level Performance/Power Estimation (Power Estimation)


- Power Estimation (cont.)
 - Instruction and Data Cache:
 - Utilize a modified eCACTI cache model to estimate power consumption of individual cache accesses

$$P_{D\$} = \begin{bmatrix} P_{D\$RH} * D\$_{\%RH} + P_{D\$RM} * D\$_{\%RM} + \\ P_{D\$WH} * D\$_{\%WH} + P_{D\$WM} * D\$_{\%WM} + \\ P_{D\$Idle} * D\$_{\%Idle} \end{bmatrix}$$

$$P_{I\$} = P_{I\$RH} * I\$_{\%RH} + P_{I\$RM} * I\$_{\%RM} * I\$_{\%Miss} + P_{I\$Idle} * I\$_{\%Idle}$$


- Off-Chip Memory:
 - Use cache access statistics to estimate off-chip memory accesses:

$$P_{Mem} = P_{Mem(Static)} + Mem_{Reads} * P_{Mem(Read)} + Mem_{Writes} * P_{Mem(Write)}$$



Experimental Results (Experimental Setup)

- Experimental Setup
 - Analyze accuracy and fidelity of profile assisted online estimation framework
 - Utilize estimation to perform both
 performance-driven and low-power optimization
 - Consider several single task applications from EEMBC, MediaBench, and PowerStone




- Compare performance and power estimates with accurate simulation based performance and power analysis
 - XEEMU simulator utilized for XScale performance and power analysis [Herczeg et al., PATMOS 2007]
 - XEEMU validated using physical measurements to have average performance and power errors of 3% and 1.6%
- Compare dynamic kernel selection and V/F configuration with optimal kernel selection determined through exhaustive simulation

Experimental Results

(Performance Estimation Accuracy & Fidelity)


- Performance Estimation
 - Maximum Execution Path provides best performance estimate
 - Average accuracy of 82%
 - akin to estimate best case performance improvement
 - Average Execution Path achieves better accuracy for some applications
 - Perfect fidelity
 - Kernels selection using online estimation is equivalent to optimal kernel selection
 - Average <u>actual</u> speedup of 4.2X (2.2X without brev)



Experimental Results


(Power Consumption Accuracy & Fidelity)

- Power Consumption Estimation
 - Average Execution Path calculation provide best overall performance estimate
 - Average accuracy of 76%
 - Worst case accuracy of 66%
 - Perfect fidelity
 - Kernels selection and V/F configuration using online estimation is equivalent to optimal
 - Average <u>actual</u> power reduction of 58%



Experimental Results (Benefits of Dynamic vs. Static Partitioning)

- Dynamic optimization (*even for a fixed application*) can provide better power optimization compared to statically configured implementation
 - Execution behavior can change significantly with different task execution and application phases
 - Average power reduction of 31% (compared to original software)
 - Average power reduction of 14% (compared to optimal static configuration)
 - Maximum instantaneous power reduction of 25%



Conclusions and Future Work

- Conclusions
 - Profile assisted online system-level estimation framework provides an efficient method for estimating performance and power consumption of dynamically reconfigurable embedded systems
 - Capable of dynamically reducing power consumption in response to changing application demands
 - Average accuracy of 82% and 76% for performance and power consumption, respectively
 - Performance improves of 4.2X or power reduction of 58% compared to software only execution
- Future Work
 - Currently developing online methods for adjusting speedup and power estimation for dynamically changing multitasked applications
 - Develop fast search heuristic for online kernel selection and voltage/frequency scaling

Thank You.



