(Back to Session Schedule)

The 17th Asia and South Pacific Design Automation Conference

Session 7A  System-Level Modeling, Simulation, and Verification
Time: 10:40 - 12:20 Thursday, February 2, 2012
Location: Room 204B
Chairs: Lovic Gauthier (Kyushu Univ., Japan), Alan Su (Synopsys, Taiwan)

7A-1 (Time: 10:40 - 11:05)
TitleAutomatic Timing Granularity Adjustment for Host-Compiled Software Simulation
AuthorParisa Razaghi, *Andreas Gerstlauer (Univ. of Texas, Austin, U.S.A.)
Pagepp. 567 - 572
Detailed information (abstract, keywords, etc)

7A-2 (Time: 11:05 - 11:30)
TitlePerformance Estimation of Embedded Software with Confidence Levels
Author*Marco Lattuada, Fabrizio Ferrandi (Politecnico di Milano, Italy)
Pagepp. 573 - 578
Detailed information (abstract, keywords, etc)

7A-3 (Time: 11:30 - 11:55)
TitleVerifying Dynamic Power Management Schemes Using Statistical Model Checking
AuthorJayanand Asok Kumar, *Shobha Vasudevan (Univ. of Illinois, Urbana-Champaign, U.S.A.)
Pagepp. 579 - 584
Detailed information (abstract, keywords, etc)

7A-4 (Time: 11:55 - 12:20)
TitleFormal Methods for Coverage Analysis of Architectural Power States in Power-Managed Designs
Author*Aritra Hazra, Pallab Dasgupta (Indian Inst. of Tech. Kharagpur, India), Ansuman Banerjee (Indian Statistical Institute Kolkata, India), Kevin Harer (Synopsys Inc., U.S.A.)
Pagepp. 585 - 590
Detailed information (abstract, keywords, etc)