

# Signal Integrity Modeling and Measurement of TSV in 3D IC

Joungho Kim

KAIST

[joungho@ee.kaist.ac.kr](mailto:joungho@ee.kaist.ac.kr)

- 1) Introduction
- 2) 2.5D/3D Architectures with TSV and Interposer
- 3) Signal integrity, Channel bandwidth, ISI and Equalization
- 4) Power integrity Design
- 5) Future TSV and Interposer Structure
- 6) Summary

# Semiconductor Requirements for Smart Mobile Applications

- Low power
- High performance
- Multi-function
- Small size
- Low cost



# Mobile Application with Increasing I/O count and Bandwidth

Bandwidth

50 GB/s

Wide I/O

Ultra book

12.8 GB/s

Target on  
Mobile Applications!

Wide I/O

ipadX

6.4 GB/s

iphoneX

LPDDR3

4.3 GB/s


LPDDR2

3.2 GB/s



LPDDR1

Bus width (IO count)


Bus width (IO count)



# Why Interposer in Mobile Application?




# Low Power TB/s Bandwidth 3D IC Structure





- ✓ Innovative new vertical & horizontal Interconnections for TB/s Bandwidth in 3D IC
- ✓ Low Power system using WPT chip
- ✓ Silicon Interposer Embedded Passive / Active Devices

# Key Technology : TSV (Through Silicon Via)





# Frequency-dependent Loss of Through Silicon Via




# Analysis of a TSV Channel with Insulator Thickness of TSV

- Insulator thickness of TSV ( $t$ )




- Leakage through silicon substrate dominantly increases due to lowered impedance with increased  $C_{\text{insulator}}$  in region [A].
- Insulator thickness dominantly affects frequency dependent loss of a TSV channel in region [A].

# TSV Depletion Phenomenon Depending on DC Bias Voltage




- TSV has MOS structure → depletion occurs depending on TSV bias voltage
- TSV capacitance decreases if depletion region is generated

# Hysteresis of Depletion Capacitance





- Coupling capacitance increases as TSV dc bias decreases
- Coupling capacitance shows hysteresis, which means that capacitance varies depending on the previous TSV dc bias voltage

# Frequency Domain Measurement Result




- Measurement shows trend reversion between high frequency and low frequency.
- At very high frequency, noise coupling becomes similar although temperature varies

# Eye Diagram of 4Gb/s at 25°C and 100°C




- Eye height increases about 2%
- At 4Gbps, trend is reversed compared with low frequency region
- Jitter is almost same


# Various Structures of TSV on Interposer




< Normal TSV >



< Through Silicon Line Via (TSLV) >




< Through Organic Line Via (TOLV) >




< Coaxial Organic Line Via (COLV) >

# Measured Eye-diagrams at 30 Gbps (Coaxial TSV)




< Eye-diagram of TSV channel >




< Eye-diagram of Coaxial TSV channel >

- Eye-diagram of coaxial TSV channel is better than that of normal TSV channel

< Double-sided Glass Interposer >




< Double-sided Silicon Interposer >



## Physical parameters

- TGV/TSV diameter: 10 $\mu\text{m}$
- TGV/TSV pitch: 40 $\mu\text{m}$ , 100 $\mu\text{m}$
- TSV oxide thickness: 0.5 $\mu\text{m}$

# Equivalent Circuit Model of a Through Glass Via (TGV)



## Physical parameters

$$d_{TSV} = 10 \mu\text{m}$$

$$p_{TSV} = 100 \mu\text{m}$$

$$h_{TSV} = 100 \mu\text{m}$$

## Extracted RLGC parameters

$$C_{Glass} = 9 \text{ fF}$$

$$G_{Glass} = 100 \text{ kOhm}$$

$$C_{polymer} = 0.1 \text{ fF}$$

$$G_{polymer} = 10 \text{ kOhm}$$


$$C_{top,IMD} = 7.5 \text{ fF}$$

$$G_{top,IMD} = 10 \text{ MOhm}$$

$$R_{TSV} = 3 \text{ mOhm}$$


$$L_{TSV} = 49 \text{ pH}$$

# Insertion Loss : TGV vs. TSV





# Differential Signal TSV

- Baseline structure of a differential signal TSV (GSSG type) with Bumps




# Measured Coupled Voltage of a TSV Channel depending on Signaling



Injected signal : 1GHz clock signal  
Using pulse-pattern generator (PPG)  
Digital oscilloscope : TDS8000B

## < Coupled Noise voltage >




### Single-ended (GSG-type) vs. Differential (GSSG-type)



- Even with the larger insertion loss, GSSG-type differential signal TSV has better noise immunity than GSG-type single-ended signal


TSV

# Various Structures of On-interposer Metal Lines




< Baseline structures – Coplanar waveguide (Left), Microstrip (Center), and Strip (Right) lines

Signal Ground



< Examples of on-interposer metal lines >


# Fabricated TSV Channel for Modeling and Analysis




< Top view >

Length variation


→ 2000 / 3000 / 4000 um



< Side view >



< Top view – SEM picture >





< Cross-sectional view – SEM picture >



# Verification of Proposed Method by Time-domain Measurement

– Test Vehicle A (Length = 500μm) @ 10Gbps

- Input voltage = 1V



<Eye-diagram by using proposed method > <Eye-diagram by time-domain measurement >



- Error rate of the estimated eye-diagram using the proposed method
  - Eye-opening voltage : 5.2%  $V_{p-p}$
  - Timing jitter : 8.8% UI



# Verification of Proposed Method by Time-domain Measurement

## - Test Vehicle B (Length = 4000um) @ 1Gbps


- Input voltage = 1V



<Eye-diagram by using proposed method > <Eye-diagram by time-domain measurement >


- Error rate of the estimated eye-diagram using the proposed method
  - Eye-opening voltage : 11.2%  $V_{p-p}$
  - Timing jitter : 5.9% UI

# Passive Equalizer at Interposer




- **Thicknesses of M1 / M2 = 0.7um / 0.7um**
- **Total length of stub = 500um, 1000um, 1500um**
- **Test pattern will be fabricated by MPW 104<sup>th</sup> M/H 0.35um**
  - Die out : 2011. 12. 20

# Measured Eye-diagrams at 30 Gbps (Passive Equalizer)




- By using the passive equalizer, the eye-diagram at the data rate of 30 Gbps is improved

# $S_{21}$ : Interposer Channel Loss: CPW




# Insertion Loss Measurement of Glass Interposer

■ 0.5dB loss at 20GHz, 6mm line Length




- Type : CPW
- Length : 6000um






# Eye-diagram of the Glass Channel (Via + Short line + Via)



< Top view of glass channel >




- Glass via diameter: 60um  
- Glass line: GSG coplanar waveguide  
( Width: 25um / space: 175um / length : 200um )




- Eye-diagram of glass channel (glass via + 200um line + glass via) is measured
- Because glass channel has a little loss, eye-diagram shape is almost determined by the cable
  - ( 90cm high-frequency cable has -1.3dB insertion loss at 10GHz )


# Simultaneous Switching Noise (SSN) on Interposer and Problems caused by SSN




1. Driver performance degradation by SSN




< AP >




3. SSN transfer through interposer line



# SEM Photos for TSV Connection Test and Physical Dimension Confirmation (2/2)




- We confirmed all TSV connections and physical dimensions of the fabricated sample by SEM photos.



- Once we have unit-cell models, we model the whole grid-type PDN by connecting all unit-cells that form the grid-type PDN based on a segmentation method.

# Verification of TSV-based Stacked Grid-type PDN Model







- PDN self impedance estimated from the proposed model is well-matched with the simulation result and measurement in the frequency range of 0.1 GHz to 20 GHz.

# SEM Image of TSV-based DCSC

**IMD  
(Metal: 10  
layer)**


**TSV**

**Capacito  
r**




# Comparison b/w measurement and simulation for PDN impedance ( $Z_{11}$ ) of the proposed TSV-based DCSC


- VNA measurement using agilent E5071B
- Freq. Range of VNA: 1M ~ 8GHz



# Noise Coupling Paths in Stacked Dies using TSV: Non-ideal RCP



# Analysis of Noise Coupling based on the 3D TLM Model




Distance between contact and TSV :

100  $\mu\text{m}$

Substrate height : 100  $\mu\text{m}$



TSV diameter : 30  $\mu\text{m}$

TSV  $\text{SiO}_2$  thickness : 0.5  $\mu\text{m}$



- Coupling can be divided into 3-regions
- In region A, B, and C TSV  $\text{SiO}_2$  capacitance , silicon resistance, silicon capacitance is the dominant factor to the coupling


# The Shielding Effects of Active Circuit near TSVs




- Active circuit is simply modeled as DNW with keep out area from TSV ( $d_{keep}$ )
- Shielding effects of DNW is validated by 3D EM-simulation and results are shown

# Two cases assumption


## Case 1 (NMOS No DNW)




## Case 2 (with $\sigma \approx 500 \text{ S/m}$ DNW)




# The effect of distance between TSV and ground tie1




# Shielding TSV (bar, ring, fence)



**Shielding GND TSVs**  
**<Bar type>**



**<Ring type>**



**<Fence type>**

- Shielding TSVs can be formed in various way
- It roles as an blocking structure between Signal and Signal, PWR and PWR TSVs, and even analog and digital block

# Conclusions (1)

- 2.5D architecture will be the most practical semiconductor integration solution for future low power and high-performance mobile platform
- TSV and interconnections will be the critical interconnection structures in 2.5D IC.
- Significant I/O power reduction and bandwidth increase can be achieved using the 2.5D architecture.
- Special TSV structures, transmission line structures, and equalizers are needed to meet low power and high-speed data transmission requirements.

## Conclusions (2)

- I/O power noise suppression and hierarchical decoupling schemes are needed to suppress excessive I/O SSN noise
- Noise coupling is becoming a crucial concern in 2.5D system, and appropriate shielding methods should be applied