



WASEDA University  
Graduate School of Information, Production and Systems

# A 6.72-Gb/s, 8pJ/bit/iteration WPAN LDPC Decoder in 65nm CMOS

Zhixiang Chen, Xiao Peng, *Xiongxin Zhao*, Leona  
Okamura, Dajiang Zhou and Satoshi Goto

**Waseda University, Japan**

# Design Problem


## ▶ Wireless Personal Area Network (WPAN)

- *IEEE 802.15.3c Standard (2009)*
- *Up to 5.75Gbps air throughput*
- *LDPC codes with 4 code rates*

## ▶ Problem on WPAN LDPC Decoder


- *High parallelism decoding*
- *Multi-code configurability*

Make permutation network (PN) *NOT Implementable*



# Proposed Idea



- ▶ Virtual sub-block for enhanced PCM\* based data permutation
  - Fully reused PN with **zero** logical gate but signal wires only
- ▶ Bypass data flow for original PCM based decoding
  - Two-to-one MUX controlled by an efficient look up table



\*Parity Check Matrix

# Chip Implementation and Test


<i>Technology</i>	E-Shuttle 65nm LVT CMOS
<i>Die Area</i>	2.1mm×2.1mm
<i>Core Area</i>	1.14mm×1.14mm
<i>Density</i>	86.3%
<i>Max. Clock</i>	450MHz @ 1.2V



# Performance Compare



	Proposed		Hung
	H-profile	L-profile	A-SSCC'10
Process (nm)	65		65
Area (mm <sup>2</sup> )	1.30		1.56
Density	<b>86.3%</b>		<b>73.3%</b>
Gate Count	<b>430K</b>		<b>647K</b>
Data rate (Gbps)	6.72		6.6
Voltage (V)	1.2	1.0	1.0
Clock (MHz)	400	200	197
Iteration	10	5	5
Power (mW)	537.6	<b>209.8</b>	<b>361</b>
Energy eff.	8.0	<b>6.2</b>	<b>10.9</b>



# *The End...*

---



*Thank you  
for your attention!*