18th Asia and South Pacific Design Automation Conference January 22-25, 2013 - Yokohama, Japan

An Adaptive Filtering Mechanism for Energy Efficient Data Prefetching

Xianglei Dang, Xiaoyin Wang, Dong Tong, Zichao Xie, Lingda Li, Keyi Wang *Microprocessor Research & Development Center, Peking University, Beijing, China*



- Background and Motivation
- Related Work
- The Proposed APF
- Design and Implementation
- Experimental Evaluation
- Conclusions

- Background and Motivation
- Related Work
- The Proposed APF
- Design and Implementation
- Experimental Evaluation
- Conclusions

Energy Efficient Data Prefetching

- With the strong consumer demand, embedded processors increasingly unitize techniques in general-purpose processor to improve performance
 - ARM Cortex-A15: superscalar out-of-order pipeline
- Prefetching: fetch data before the processor needs
 Widely used in processors to tolerate memory latency
- Energy Efficiency is a major design constraint in embedded processor designs[ISCA'10]
 - As for data prefetching, the key to improve the energy efficiency is reducing the energy consumption while achieving good performance[CAL'11][TVLSI'11]

Useless Prefetches

- Useless prefetches: the prefetched data will be never used by the processor
 - Generated when the prediction of the future memory access addresses is wrong
 - Waste bandwidth and energy and also hurt performance due to the incurred cache pollution
- Aggressive prefetching[HPCA'07]
 - Use higher prefetch degree (the number of cache blocks prefetched each time): prefetch more data each time
 - Gains high performance but degrades the prefetch accuracy, thus issuing more useless prefetches

Impact of Aggressive Prefetching

- Prefetch degree (S/DC prefetcher): 4 vs 32
- It is critical for improving energy efficiency to reduce useless prefetches without hurting the performance

Performance: 48.57% vs 78.30%

Prefetch Accuracy: 82.73% vs 61.16%



- Background and Motivation
- Related Work
- The Proposed APF
- Design and Implementation
- Experimental Evaluation
- Conclusions

Hardware Data Prefetching Schemes

- Capture repetitive memory access patterns during running of programs to predict prefetch addresses
- Stride Prefetcher[TC'95]: captures sequences of addresses that differ by a constant value
- Markov Prefetcher[ISCA'97]: captures repetitive subsequences in the miss address stream
- Delta Correlation(DC) Prefetcher[HPCA&PACT'04]
 - Differences of consecutive addresses -> the delta stream
 - Captures repetitive subsequences in the delta stream
 - Have advantages in performance[MICRO'04]
- S/DC prefetcher[DATE'12]: handle stride & DC

Limit Useless Prefetches

- DDPF(Dynamic Data Prefetch Filtering)[TC'07]
 - Collects the history information about whether an issued prefetch has been used by the processor to determine issuing or filtering new generated prefetches
 - It does not record whether a filtered prefetch is useful, thus filtering a great deal of useful prefetches, which hurts the performance of data prefetching
- PACMan[MICRO'11]: combine prefetching with the cache insertion policy
 - Insert prefetched data into easily evicted blocks when data prefetching incurs performance loss
 - It cannot reduce useless prefetches, which still waste the bandwidth and energy

- Background and Motivation
- Related Work
- The Proposed APF
- Design and Implementation
- Experimental Evaluation
- Conclusions

APF – Essential Mechanism (1/2)

- Use counter to collect the utilization results of the issued and filtered prefetches by the processor to filter new generated useless prefetches
- For an issued prefetch: record the prefetch-victim address pair (only consider cache miss)
 - Afterwards, three situations may happen
 - Situation1 the prefetch address is first accessed by the processor: the prefetch is useful and should not be filtered (counter – 1)
 - Situation2 the victim address is first accessed by the processor: a useful block has been replaced by this prefetch, the prefetch should be filtered to avoid the loss (counter + 1)

APF – Essential Mechanism (1/2)

- Situlation3 when a cache miss occurs, the prefetch block is replaced before the processor accesses it: the prefetch should be filtered to avoid the waste (counter + 1)
- For a filtered prefetch: record the prefetch address
 - Situation1 the prefetch address is accessed by the processor: the filtered prefetch is very likely useful and the filtering before is probably wrong (counter – 1)
 - As the feedback mechanism to avoid wrongly filtering more useful prefetches
- When a new prefetch address is generated
 - The value of the counter: determine issuing (counter <= 0) or filtering (counter > 0) this prefetch

- Background and Motivation
- Related Work
- The Proposed APF
- Design and Implementation
- Experimental Evaluation
- Conclusions

APF – Structure

- Replaced/Filtered Table (RFT): record information of D the issued and filtered
 P
 - PV & PTag: prefetch address
 - VV & VTag: victim address
- Filter Counter (FC): identify the filtering status
 - Each entry is a 3-bit saturation counter, corresponding to a memory region
 - Update when searching RFT



Search and Update RFT

- Search: when the processor or the prefetcher access the cache
 - Source1 demand access address of the processor
 - Compare: the prefetch address and victim address in RFT
 - Found: Situation1 & Situation2 of issued prefetches and Situation1 of filtered prefetches
 - Source2 victim address of the new cache miss
 - Compare: the prefetch address in RFT
 - Found: Situation3 of issued prefetches
 - Update the FC according the search results
- Update: when a prefetch is issued (record PAddr and VAddr) or filtered (only record PAddr)

Filtering Useless Prefetches

- Read counter value from FC: when a new prefetch address is generated (indexed by part of address)
 - counter value > 0: filter the prefetch
 - counter value <= 0: issue the prefetch</p>

```
When a prefetch X is generated:

if FC[X.Addr] > 0

Filter the prefetch;

else if FC[X.Addr] <= 0

Issue the prefetch;

end if
```

 Update the RFT whether the new prefetch is issued or filtered

- Background and Motivation
- Related Work
- The Proposed APF
- Design and Implementation
- Experimental Evaluation
- Conclusions

Simulation Environment

- Simulator: Simplescalar+Wattch+Simpoint
- Benchmarks: SEPC CPU2000 (Ref inputs)
- Baseline: A Typical 4-issue Superscalar Processor
- Methods

Method	Feature	Parameters	Capacity	
S/DC	Pattern Prediction Table	32-entry		
	Global History Buffer	64-entry	~0.32KB	
	Prefetch Degree	32		
DDPF	Prefetch History Table	4096-entry	~1KB	
PACMan	Set Dueling Monitor	3-entry	~0.01KB	
APF	RFT	128-entry	~0.88KB	
	FC	16-entry		

Prefetch Accuracy





Reduction of Useless/Useful Prefetches

Method	Useless Pref	Useful Pref	DDPF reduces a
S/DC+DDPF	92.59%	63.69%	large number of
S/DC+PACMan	11.99%	3.55%	as well as useful
S/DC+APF	53.81%	5.28%	prefetches



Performance Comparison



Reduction of L2 Cache Accesses

Increased L2 Accesses by Prefetching					
S/DC	S/DC+ DDPF	S/DC+ PACMan	S/DC+ APF		
79.80%	17.42%	73.60%	56.18%		



DDPF and APF can significantly reduce the increased L2 cache accesses of S/DC by filtering useless prefetches

Reduction of Memory Accesses



Reduction of the L2 Cache Energy



Energy Efficiency Comparison



- Background and Motivation
- Related Work
- The Proposed APF
- Design and Implementation
- Experimental Evaluation
- Conclusions

Conclusions

Adaptive Prefetch Filtering (APF)

- Adaptively determines issuing or filtering new generated prefetches by countering history information about whether the issued prefetches are useful
- Builds the feedback mechanism of filtering using the history information about whether the filtered prefetches would be used by the processor

Benefits

- Reduces useless prefetches with very little negative effect on useful prefetches, thus reducing the wasted bandwidth and energy without hurting the performance
- Improve the average performance of prefetching by reducing the cache pollution

Thanks! (Q & A)