

Application Specified Soft Error Failure Rate Analysis using Sequential Equivalence Checking Techniques

Tun Li, Dan Zhu, Sikun Li, Yang Guo School of Computer National University of Defense Technology Speaker: Tun Li



Outline

- Introduction
- Motivation
- Our Method
- Experimental Results
- Case Study
- Conclusion

Introduction

As technology scales and node capacitances decrease

- Single Event Upsets (SEUs) induced by particle strikes from environmental radiation are increased
- Process variations or aging effects which cause malfunctions under certain conditions are increased
- Fault \rightarrow Soft error \rightarrow Failure

Introduction

- Solution: hardening circuits to tolerate faults
- □ However:
 - Fault tolerance in circuits brings extra overhead
 - Area

- Power
- Selective protection:
 - Pin-point the most vulnerable components in the circuit to be hardened
 - Key technique is soft error failure rate analysis
- Our work: the probability of a soft error in a FF finally results as a failure.

Introduction

- Existing methods
 - Fault simulation based
 - Not complete
 - Formal verification based
 - Theorem Proving, Model Checking
 - Not scaled
 - Not completely automatic
 - Fault free simulation based
 - Suitable for processor designs
- **Problem**:
 - All methods do not take different application behaviors into account

Motivation



Motivation



Motivation

"000" is a *vulnerable state* of y1
vulnerable state set (*VSS*)
VSS(*y*1) = {*y*1*y*2*y*3|*X*00;*X*11;*X*10}
VSS(*y*2) = {*y*1*y*2*y*3|0*XX*}
VSS(*y*3) = {*y*1*y*2*y*3|*XXX*}

whether a soft error will affect the circuit outputs depends on the circuit's current state when the soft error occurs as well as the input vector of the circuit

Several Definitions

FF soft error Failure Rate (FFR)

Vulnerable State Vulnerability Factor (VSVF)

 $FFR(y) = (Total Suspicious Runtime(y)/Total Runtime of Circuit) \times R(y)$

$$= \underbrace{VSVF_{i}(y)}_{i=1} \times \sum_{i=1}^{|VSS(y)|} ((T(S_{i}))/(\sum_{j=1}^{n} T(S_{j}))) = VSVF_{i}(y) \times \sum_{i=1}^{|VSS(y)|} f_{i}$$

□ To compute *FFR(y)*





the steady-state probability distribution of y

Computation of VSS(y) Partial Backward Justification



Our Method

□ Computation of *VSS(y)*

Basic idea:

- Checking the equivalence of each primary output (PO) pair at time step *d*.
- If not, PBJ is used to compute the necessary state requirements set (SRS) to differentiate each nonequivalent pair that should be satisfied by the present state of *the circuit* at time step 0.
- For a nonequivalent PO pair, each state in its SRS is a vulnerable state of y. Thus, add the SRS into set V.

Our Method

□ Computation of *VSS(y)*

When to stop backward justification

 \Box The initial state is included in *SRS* of step $d \times$

 \square SRS is empty or it reaches a fixpoint $\sqrt{}$

- When to stop unrolling
 - V is equal to the reachable state set R of the circuit, and VSS(y) = R

Every NS pair at time step d is an equivalent pair



Checking equivalence of (o_1, o_1') :

- •Cutset is $\lambda_0 = \{ y 2_1, y 2_1' \}$ {($y 1_0, k_0$) | (X, 0)}
- •Backward enlarge cutset to $\lambda_{02} = \{ y \mathbf{1}_0, k_0, y \mathbf{1}_0' \}$
- •Backward traversal until encounter PIs and PSs •PIs are existentially quantified
- •The set of State to Diff (o_1, o_1') is

 $\{(y1_0, y2_0, y3_0) \mid (X, 0, 0), (X, 1, 0), (X, 1, 1)\}$



 \mathcal{E} : the state bit for erroneous outputs (==1)¹⁵



the sum of all transition probabilities that start from S_i and reach any state S_j with error outputs in *h* steps in *P*



Computation of Steady-State Probabilities

Traditional MC based method

Experimental results

□ SpaceWire end node

- 145 FFs
 - 110 FFs are robust
 - □ 35 FFs are vulnerable
 - 16 FFs (11%) are protected error coverage 77%
 - 6.5% power and 0.15% area overhead
 - 35 FFs (24%) are protected error coverage ~100%
 - 14.8% power and 0.26% area overhead

 $Error Coverage = 1 - (Error outputs detected after protection)/(Error outputs detected without protection) \times 100\%$

Experimental results – ISCAS' 89

	#FFs	#robust FFs	Error Coverage				—		Error Coverage [14]				
Circuit			20%	40%	60%	80%	Time (s)	Memory (MB)	20%	40%	60%	80%	[] Times[14
s4863	104	0	0.261	0.463	0.670	0.868	202.2	37.319	0.165	0.361	0.560	0.732	129
s5378	179	23	0.762	0.863	0.972	0.990	338.6	40.205	0.632	0.754	0.851	0.928	241
s3384	183	0	0.333	0.459	0.527	0.805	679.8	67.801	0.229	0.349	0.413	0.648	417
s9234	211	33	0.296	0.453	0.778	0.981	1441.9	94.493	0.179	0.371	0.690	0.893	614
s15850	534	0	0.459	0.573	0.778	0.986	2055.8	137.180	0.353	0.568	0.754	0.916	1231
s38584	1426	0	0.422	0.617	0.760	0.959	5561.6	371.201	0.316	0.501	0.659	0.877	4305
s38417	1636	72	0.463	0.645	0.781	0.972	7242.3	402.729	0.362	0.540	0.694	0.901	6276
s35932	1728	0	0.512	0.755	0.919	0.997	10023.7	401.815	0.421	0.635	0.819	0.920	9164

Error Coverage = $1 - (\text{Error outputs} \text{detected after protection})/(\text{Error outputs} \text{detected without protection}) \times 100\%$

Case study

Estar2 – Instruction decoder

- 369 FFs
- 3439 comb. gates
- 485 outputs
- QGIS application
 - Collect input distribution SimpleScalar
 - Analyze: 1329 seconds
 - 189 FFs to be protected, the error coverage is about 91%

power and area overhead do not exceed 22.7% and 0.59%

Conclusion

- A novel methodology for performing soft error failure rate analysis of arbitrary sequential circuit designs
 - A novel failure rate measurement VSS
 - A novel methodology combines circuit states and application behaviors
 - A really automatic formal method SEC based
- □ Future
 - combinational components
 - multiple soft error
 - SAT-based techniques

Thank you! Q & A