A Randomized Multi-Modulo RNS Architecture for Double-and-Add in ECC to prevent Power Analysis Side Channel Attacks

Jude Angelo Ambrose, <u>Héctor Pettenghi</u> and Leonel Sousa

18th Asia and South Pacific Design Automation Conference ASP-DAC 2013







- Introduction
- Design of Double-and-Add RNS (DARNS).
  - Direct Variable Multi-Moduli Architecture (Direct VMAs).
  - Double-and-Add Multi-Moduli Architectures (Arithmetic VMAs).
  - Reverse Variable Multi-Moduli Architecture (Reverse VMAs)
- DARNS in Elliptic Curve Cryptography (ECC).
- Experimental Results.
- Conclusions and Future work.





technology

from seed

• **Simple Power Analysis:** The Identification of computations and instructions used by analyzing the power wave using the characteristic signature









- Elliptic Curve Cryptography (ECC) is a public key cryptographic algorithm where senders will use a private key to encrypt the data and receivers will use the public key for decryption.
- The **benefits** of the ECC is that it uses smaller key size with faster computation to suit small devices in comparison with the contender RSA





- Unprotected Double-and-Add in ECC generates distinctive power patterns hence successfully attacked using SPA and DPA\*.
- State-of-the-art solutions:



\*K. Itoh, T. Izu, and M. Takenaka, "Address-Bit Differential Power Analysis of Cryptographic Schemes OK-ECDH and OK-ECDSA," in *CHES*, 2003.



•In Residue Number Systems a binary number is converted in parallel into a set of residue words corresponding to the remains of moduli values:





- For a moduli set  $\{15, 16, 17\}$  and an input G = 33. One Doubling and addition operation is  $Q = 33 \times 2 + 33 = 99$ .
- The binary solution requires large multipliers and adders in comparison with the RNS solution.





- We propose to use randomly controlled Multi-Moduli architectures (MMAs) to obfuscate the secure information from the power profile.
- The MMAs have demonstrated high performance.





- Introduction
- Design of Double-and-Add RNS (DARNS).
  - Direct Variable Multi-Moduli Architecture (Direct VMAs).
  - Double-and-Add Multi-Moduli Architectures (Arithmetic VMAs).
  - Reverse Variable Multi-Moduli Architecture (Reverse VMAs)
- DARNS in Elliptic Curve Cryptography (ECC).
- Experimental Results.
- Conclusions and Future work.

<sup>18</sup>th Asia and South Pacific Design Automation Conference (ASP-DAC 2013). Tokyo, Japan.

#### technology from seed

## **DARNS** Architecture



 The proposed DARNS architecture has three major components: 1), *DIRECT;* 2), *ARITHMETIC*; and 3), *REVERSE*.





# Direct RNS

• A standard direct Single Modulo  $A = \{2^n \pm f\}$  Architecture (direct SMA), f odd, transforms an integer G with m-bit inputs  $(\{g_0, g_1, ..., g_{m-1}\})$  into a residue word R of a-bit outputs  $(\{r_0, r_1, ..., r_{a-1}\})$  with  $a = \lceil log_2(A) \rceil$ , a = n, a = n+1 for modulo  $A = \{2^n - f\}$  and  $A = \{2^n + f\}$ , respectively.

$$G = \{g_0, g_1, \cdots, g_{m-1}\} \Rightarrow R = \{r_0, r_1, \cdots, r_{a-1}\}$$

<sup>18</sup>th Asia and South Pacific Design Automation Conference (ASP-DAC 2013). Tokyo, Japan.

## **DARNS: Direct Architecture**





• **Stage 1:** The pre-computation of the inputs is carried out to obtain the non-common and common bits as well as the required correction factor COR.

technology

from seed

$$T^{(A_i)} = \sum_{j=0}^m \left| \left| 2^j \right|_{A_i} \right| g_j.$$

$$\tau^{(A_i)} = \lceil log_2(T_{max} + 1) \rceil$$

• **Stage 2:** The calculation of  $|G|_{A_i} = |T^{d(A_i)}|_{A_i}$  is carried out by means of a memory-less Final Converter (FC).

H. Pettenghi, L. Sousa, and J. Ambrose, "Efficient implementation of multi-moduli architectures for binary-to-rns conversion," in *Design Automation Conference (ASP-DAC), 2012 17th Asia and South Pacific*, 2012, pp. 819 –824.

### **DARNS: Adder/Doubling Architecture**



- is applied twice to
- The stage 1 of direct VMA is applied twice to derive X + Y, wit $X = \{x_0, x_1, ..., x_n\}$  and  $Y = \{y_0, y_1, ..., y_n\}$

technology

from seed

$$\begin{aligned} X + Y &= T^{(B_i)} = \sum_{j=0}^n \left| 2^j \right|_{B_i} \cdot x_j + \sum_{j=0}^n \left| 2^j \right|_{B_i} \cdot y_j \\ |X + Y|_{B_i} &= \begin{cases} T^{(B_i)} - (B_i), & \text{if } T^{(B_i)} \ge B_i \\ T^{(B_i)}, & \text{otherwise}, \end{cases} \\ T^{(B_i)}_{max} < 2 \times (B_i) \end{aligned}$$

• The last stage consists on a subtraction of the modulo value selected by a MUX. The modulo adder computation is carried out by means of one CPA and a MUX to select the correct arithmetic operation.

#### technology from seed **DARNS: Reverse Architecture** ıſi inesc id sboa The Single Modulo Architecture (SMA) reverse converter with moduli $\{m_1, m_2, m_3\}$ $Q = \left| \sum_{i=1}^{\mathbf{Set}} \hat{m}_i \left| \hat{m}_i^{-1} \right|_{m_i} R_i \right|_{m_i} = \sum_{i=1}^{3} \hat{m}_i \left| \hat{m}_i^{-1} \right|_{m_i} R_i - MA(Q) \longrightarrow Q = \left\lfloor \frac{Q}{m_1} \right\rfloor m_1 + R_1$ $\left\lfloor \frac{Q}{m_1} \right\rfloor = \left| \left\lfloor \frac{Q}{m_1} \right\rfloor \right|_{\hat{m}_1} = \left| \left| \left\lfloor \sum_{i=1}^N \left| \hat{m}_i^{-1} \right|_{m_i} \frac{\hat{m}_i}{m_1} R_i \right\rfloor \right|_{\hat{m}_1} - \left| \left( \frac{Q}{m_1} \right)_{\hat{m}_1} - \left| \left( \frac{Q}{m_1} \right)_{\hat{m}_1} \right|_{\hat{m}_1} \right|_{\hat{m}_1} \right|_{\hat{m}_1} - \left| \left( \frac{Q}{m_1} \right)_{\hat{m}_1} - \left| \left( \frac{Q}{m_1} \right)_{\hat{m}_1} \right|_{\hat{m}_1} \right|_{\hat{m}_1} \right|_{\hat{m}_1} - \left| \left( \frac{Q}{m_1} \right)_{\hat{m}_1} - \left| \left( \frac{Q}{m_1} \right)_{\hat{m}_1} \right|_{\hat{m}_1} - \left| \left( \frac{Q}{m_1} \right)_{\hat{m}_1} - \left| \left( \frac{Q}{m_1} \right)_{\hat{m}_1} - \left| \left( \frac{Q}{m_1} \right)_{\hat{m}_1} - \left| \left($ $\left|\frac{M}{m_1}A(Q)\right|_{\mathcal{A}}$ R3 control\_R R<sub>1</sub> $R_2$ $|\hat{m}_1|$ $v_3$ **∤** 2n *+*n+1 $v_1$ $\frac{1}{2}$ n $\left| \left| \left| \hat{m}_{1}^{-1} \right|_{m_{1}} \frac{\hat{m}_{1}}{m_{1}} R_{1} \right| \right|_{\hat{m}_{1}} + \left| \widehat{m}_{2}^{-1} \right|_{m_{2}} \frac{\hat{m}_{2}}{m_{1}} R_{2} \right|$ $+ \left[\hat{m}_{3}^{-1}\right]_{m_{3}} \frac{\hat{m}_{3}}{m_{1}} R_{3}$ VMA Direct VMA Direct **VMA** Direct 2n 2n 2n $|\hat{m}_1|\hat{m}_1$ -∕2n $\left|\frac{Q}{m_1}\right| =$ VMA adder ∕ 2n VMA adder 2n \_ 4n Q=output

18th Asia and South Pacific Design Automation Con-



- Introduction
- Design of Double-and-Add RNS (DARNS).
  - Direct Variable Multi-Moduli Architecture (Direct VMAs).
  - Double-and-Add Multi-Moduli Architectures (Arithmetic VMAs).
  - Reverse Variable Multi-Moduli Architecture (Reverse VMAs)
- DARNS in Elliptic Curve Cryptography (ECC).
- Experimental Results.
- Conclusions and Future work.

<sup>18</sup>th Asia and South Pacific Design Automation Conference (ASP-DAC 2013). Tokyo, Japan.





#### PUBLIC KEY





- Introduction
- Design of Double-and-Add RNS (DARNS).
  - Direct Variable Multi-Moduli Architecture (Direct VMAs).
  - Double-and-Add Multi-Moduli Architectures (Arithmetic VMAs).
  - Reverse Variable Multi-Moduli Architecture (Reverse VMAs)
- DARNS in Elliptic Curve Cryptography (ECC).
- Experimental Results.
- Conclusions and Future work.

<sup>18</sup>th Asia and South Pacific Design Automation Conference (ASP-DAC 2013). Tokyo, Japan.









- Introduction
- Design of Double-and-Add RNS (DARNS).
  - Direct Variable Multi-Moduli Architecture (Direct VMAs).
  - Double-and-Add Multi-Moduli Architectures (Arithmetic VMAs).
  - Reverse Variable Multi-Moduli Architecture (Reverse VMAs)
- DARNS in Elliptic Curve Cryptography (ECC).
- Experimental Results.
- Conclusions and Future work.

<sup>18</sup>th Asia and South Pacific Design Automation Conference (ASP-DAC 2013). Tokyo, Japan.



- This paper presents a novel Multi-modulo parallel RNS implementation which chooses different moduli sets randomly.
- Such a randomness and parallelization prevents Differential Power Analysis (DPA), Simple Power Analysis (SPA) during the Double-and-Add operation of the Elliptic Curve Cryptography.
- DPA and Cross Correlation analysis are demonstrated to prove the security of our DARNS architecture.
- Our architecture is not only secure, but performs better for large number of inputs, consume less power, benefiting from the inherent properties of the RNS.



hector@sips.inesc-id.pt