Line Sharing Cache: Exploring Cache Capacity with Frequent Line Value Locality

Kyushu University, Japan

Outline

- Background
- Motivation
- Line Sharing Cache
- Evaluation
- Conclusions

Problem

- Memory wall problem
 - Off-chip memory bandwidth is limited by I/O pin counts (no longer scale)
 - Memory speed is much slower than processor speed
- Multicore processors aggregate the memory wall problem
 - Demands higher off-chip memory bandwidth because of frequent memory accesses

Problem

- Memory wall problem
 - Off-chip memory bandwidth is limited by I/O pin counts (no longer scale)
 - Memory speed is much slower than processor speed
- Multicore processors aggregate the memory wall problem
 - De Important to reduce
 be Last Level Cache (LLC) misses

Goal of Our Research

- Today's approach
 - Integrating a large shared last-level cache (LLC)
 - e.g., Intel Core i7 with 4MB to 15MB L3 cache
- Problem
 - The large area requires high cost

Reducing LLC misses without increasing the size



- Background
- Motivation
 - Frequent Line Value Locality
- Line Sharing Cache (LSC)
- Evaluation
- Conclusions

Frequent Line Value Locality

- Frequent value locality [Yang and Gupta 2002]
 - A small number of values occupy a large fraction of memory access values
- Our findings:
- Frequent line value locality (FLVL)
 - In some applications, locality exists even when the size of the value is expanded to a cache line

Analysis of FLVL

Data uniqueness ratio: proportion of unique values written to the cache



Even for **8 words** some benchmarks show high frequent line value locality



- Background
- Motivation
- Line Sharing Cache (LSC)
 - Concept
 - Operation
 - Structure
 - Pros and cons
- Evaluation
- Conclusions



Associate tag entries with a line value





Associate tag entries with a line value





Associate tag entries with a line value





- Associate tag entries with a line value
- Remove multiple identical line values





- Associate tag entries with a line value
- Remove multiple identical line values



Concept

- Associate tag entries with a line value
- Remove multiple identical line values
- Increase tag entries by reducing data entries



Concept

- Associate tag entries with a line value
- Remove multiple identical line values
- Increase tag entries by reducing data entries



Concept

- Associate tag entries with a line value
- Remove multiple identical line values
- Increase tag entries by reducing data entries



Concept

- Associate tag entries with a line value
- Remove multiple identical line values
- Increase tag entries by reducing data entries



Concept

- Associate tag entries with a line value
- Remove multiple identical line values
- Increase tag entries by reducing data entries

Tag Array Data Array



LSC can increase **the effective cache size** without increasing the physical size



- Background
- Motivation
- Line Sharing Cache (LSC)
 - Concept
 - Operation
 - Structure
 - Pros and cons
- Evaluation
- Conclusions



- Read hit operation
- Write hit operation

explained in this presentation

- Read miss operation
- Write miss operation

Read Hit Operation

Read data associated with the tag entry



- Search the data array for the written value \rightarrow value hit / miss
- Value hit \rightarrow the tag entry map onto the written value
- Value miss → the tag entry map onto the written value after update of LSC



- Search the data array for the written value \rightarrow value hit / miss
- Value hit \rightarrow the tag entry map onto the written value
- Value miss → the tag entry map onto the written value after update of LSC



- Search the data array for the written value \rightarrow value hit / miss
- Value hit \rightarrow the tag entry map onto the written value
- Value miss → the tag entry map onto the written value after update of LSC



- Search the data array for the written value \rightarrow value hit / miss
- Value hit \rightarrow the tag entry map onto the written value
- Value miss → the tag entry map onto the written value after update of LSC



- Select a victim entry from the data array
- Invalidate tag entries mapped to the victim entry
- Store the written value in the victim entry



- Select a victim entry from the data array
- Invalidate tag entries mapped to the victim entry
- Store the written value in the victim entry



- Select a victim entry from the data array
- Invalidate tag entries mapped to the victim entry
- Store the written value in the victim entry



- Select a victim entry from the data array
- Invalidate tag entries mapped to the victim entry
- Store the written value in the victim entry



- Select a victim entry from the data array
- Invalidate tag entries mapped to the victim entry
- Store the written value in the victim entry



- Select a victim entry from the data array
- Invalidate tag entries mapped to the victim entry
- Store the written value in the victim entry





- Background
- Motivation
- Line Sharing Cache (LSC)
 - Concept
 - Operation
 - Structure
 - Pros and cons
- Evaluation
- Conclusions

Structure (1/3)

- Tag Array
 - Tag, Forward pointer (FPTR), Tag entry list (TLIST)
- Data Array
 - Line, Reverse pointer (RPTR) Tag Array

Tag FPTR TLIST

Data Array

Line RPTR





How does each tag identify its associated line?

FPTR stores the pointer to the associated line



Structure (3/3)

How does a line identify its associated tag?

- TLIST manages doubly linked list of the tag entries associated with a line value
- RPTR identifies the head and tail of a list



Structure (3/3)

How does a line identify its associated tag?

- TLIST manages doubly linked list of the tag entries associated with a line value
- RPTR identifies the head and tail of a list



Structure (3/3)

- How does a line identify its associated tag?
 - TLIST manages doubly linked list of the tag entries associated with a line value
 - RPTR identifies the head and tail of a list





- Background
- Motivation
- Line Sharing Cache (LSC)
 - Concept
 - Operation
 - Structure
 - Pros and cons
- Evaluation
- Conclusions

Pros and Cons

- Cache misses
 - :-) The effective size of the LLC increases
 - :-(On a value miss, tag entries associated with a victim data entry are invalidated
 - But value misses decreases when FLVL is high
- Access Latency
 - :- (Additional operations make write latency longer
 - Search for the written value
 - Update operation



- Background
- Motivation
- Line Sharing Cache (LSC)
- Evaluation
- Conclusions

Simulation Setup

- M5 processor simulator
 - ISA:Alpha
- SPEC CPU 2000 benchmark suit
 - Selected benchmarks
 - SPEC INT: mcf, twolf, vpr, parser, vortex
 - SPEC FP: ammp, apsi, art, applu, sixtrack, mgrid, swim
 - Input size:Train

System Configuration

Core architecture	Single-core, one-IPC model	
LI I cache	32 KB, 2-way, 64B lines, I cycle latency	
LI D cache	32 KB, 2-way, 64B lines, 2 cycle latency	
Main memory latency	200 cycles	
Conventional LLC	256 KB, 16-way, 64 B lines, 12 cycles latency	

Evaluated Cache Configuration

• **Constraint:** # of SRAM bits of LSC is less than that of the conventional LLC

	# of tag entries	# of data entries	# of SRAM bits
Conv. LLC	4 K	4 K	288 KB
LSC-2	8 K	2 K	221 KB
LSC-4	16 K	IK	240 KB

In LSC additional write latency is ignored

Performance



- LSC-4 outperforms LSC-2
- Some benchmarks show large performance improvement

MPKI (Misses Per Kilo Instructions)



The performance improvement of LSC comes from MPKI reduction



- LLC managements which reduce the number of misses are required
- Our proposal: LSC
 - Allocates a single entry for lines which stores an identical value
 - Reduces the number of data entries and allows more tag entries
- LSC outperforms the conventional LLC by up to 35%

Back up Slides

Write Hit Operation on Value Hit (1/4)

- ► Tag comparison → Cache hit
- ► Searching written line value → Value hit
- Update of LSC



Write Hit Operation on Value Hit (1/4)

- ► Tag comparison → Cache hit
- ► Searching written line value → Value hit
- Update of LSC



- Remove the accessed tag from the TLIST
- Associate the accessed tag with the written value
- Add the accessed tag to the TLIST of the written value



- Remove the accessed tag from the TLIST
- Associate the accessed tag with the written value
- Add the accessed tag to the TLIST of the written value



- Remove the accessed tag from the TLIST
- Associate the accessed tag with the written value
- Add the accessed tag to the TLIST of the written value



- Remove the accessed tag from the TLIST
- Associate the accessed tag with the written value
- Add the accessed tag to the TLIST of the written value



Write Hit Operation on Value Hit (4/4)

- Remove the accessed tag from the TLIST
- Associate the accessed tag with the written value
- Add the accessed tag to the TLIST of the written value



Write Hit Operation on Value Hit (4/4)

- Remove the accessed tag from the TLIST
- Associate the accessed tag with the written value
- Add the accessed tag to the TLIST of the written value



Write Hit Operation on Value Miss (1/3)

- ► Tag comparison → Cache hit
- Search for written line value \rightarrow Value miss
- LSC-Update:



Write Hit Operation on Value Miss (1/3)

- ► Tag comparison → Cache hit
- Search for written line value \rightarrow Value miss
- LSC-Update:



- Select a victim data entry
- Invalidate tags associated with the victim data entry
- Remove the accessed tag from the TLIST
- Associate the accessed tag with the written value
- Add the accessed tag to the TLIST of the written value



- Select a victim data entry
- Invalidate tags associated with the victim data entry
- Remove the accessed tag from the TLIST
- Associate the accessed tag with the written value
- Add the accessed tag to the TLIST of the written value



- Select a victim data entry
- Invalidate tags associated with the victim data entry
- Remove the accessed tag from the TLIST
- Associate the accessed tag with the written value
- Add the accessed tag to the TLIST of the written value



- Select a victim data entry
- Invalidate tags associated with the victim data entry
- Remove the accessed tag from the TLIST
- Associate the accessed tag with the written value
- Add the accessed tag to the TLIST of the written value



- Select a victim data entry
- Invalidate tags associated with the victim data entry
- Remove the accessed tag from the TLIST
- Associate the accessed tag with the written value
- Add the accessed tag to the TLIST of the written value





How does LSC efficiently search for a line value?

- Horizontally split the data array
- ➡ Limit a placement of a line within a data set



a	
b	
С	

Data Array Line RPTR





How does LSC efficiently search for a line value?

- Horizontally split the data array
- ➡ Limit a placement of a line within a data set



a	
b	
С	

Data Array Line RPTR Line RPTR





- How does LSC efficiently search for a line value?
- Horizontally split the data array
- Limit a placement of a line within a data set



Read / Write Latency

- Read latency
 - As long as that of the conventional cache
 - FPTR access can overlap with a tag comparison
- Write latency
 - Longer than that of the conventional cache
 - Additional operation is required
 - Writeback buffer is useful
 - Write operations can overlap with executing following instructions