# Implementing Microprocessors from Simplified Descriptions

#### Nikhil A. Patil, Derek Chiou

The University of Texas at Austin

### Asia South Pacific Design Automation Conference January 2013



Implementing Microprocessors from Simplified Descriptions

## Simplify description of processor hardware

- Processors are becoming more and more complex
- Most complexity is added on purpose
- Better performance and power efficiency

Make processor hardware description simpler without reducing the ability to specify inherent complexity







# Problem: disentangling functionality

Processor design clearly separates correctness and performance

- Instruction set: correctness
- Microarchitecture: power, performance

But processor *implementation* intimately entangles them

Make processor hardware description simpler without reducing the ability to specify inherent complexity by disentangling functionality from the description

# Impact of disentangling functionality

- Compiler generates ISA-dependent logic:
  - Microcode table (control store)
  - Structure & encoding of control words
  - Logic controlled by microcode control bits
- Description becomes simpler to write, read and modify
- Avoid instruction implementation bugs
- Easy to add new instructions

# Toolflow

Bluespec





Toolflow Two descriptions







# Architectural State

 $\mu L$  language

- sequential
- static types
- type inference
- bit-width inference
- extensible structs

 $\mathsf{RegID} \leftarrow \mathsf{defenum} \ [\mathsf{EAX}, \ \mathsf{ECX}, \ \mathsf{EDX}, \ \ldots ]$ 

$$\begin{array}{rcl} \mathsf{State} \leftarrow \mathsf{defstruct} & & & [ (\mathsf{Bit 32} & , \mathsf{PC}) \\ & & & (\mathsf{Array} \; \mathsf{RegID} \; (\mathsf{Bit 32}) \; , \; \mathsf{RF}) \\ & & & , \; (\mathsf{Array} \; \mathsf{Addr} \; (\mathsf{Bit 8}) & , \; \mathsf{MEM}) \\ & & & , \; (\mathsf{CCode} & & , \; \mathsf{CC}) \\ & & & , \; (\mathsf{Bool} & & , \; \mathsf{HLT}) \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ \end{array}$$

## Instruction Set

μL language

- sequential
- static types
- type inference
- bit-width inference
- extensible structs

def NOP(inst):  $pc \leftarrow select(PC)$ update(PC, pc + 1)

def JMP(inst): pc ← select(PC) update(PC, pc + signExt(inst.IMM))

```
def POP(inst):

pc \leftarrow select (PC)

update (PC, pc + 2)

sp \leftarrow read (RF, ESP)

x \leftarrow read4 (MEM, sp)

write (RF, ESP, sp + 4)

write (RF, inst.DEST, x)
```

### Instruction Set

### It is easy to describe "functionality" without reference to "timing"



Instruction Set

Limitation: we cannot directly specify

- memory model
- non-deterministic instructions

# Microarchitectural Template: holes

It is difficult to describe microarchitecture without reference to ISA



**BSV** Template

- Details of the ISA manifest "all over the place"
- User can use holes to skip such details by using holes in BSV
- Compiler tries to fill in holes using ISA information
- A. Solar-Lezama et al, PLDI 2005 Programming by Sketching for Bitstreaming Programs

## Holes: used in teaching

University of Texas at Austin

- EE 460N: Undergraduate Computer Architecture
- Simulate a 5-stage pipeline for LC3b ISA
- Given a detailed document describing microarchitecture
- Students fill in empty LOGIC boxes

### LC3b pipeline: memory stage





## How big are the holes?

#### carefree user

make the entire processor a single hole insert pipeline registers leaving each stage as a hole refine the fetch stage to use an instruction-cache ....

describe detailed hardware with several small holes all over

power user  $\rightarrow$  many, small, combinational holes

### Holes in BSV

- Manually specified as a pure function:  $\#hole(\cdots)$
- Explicit inputs, but not necessarily minimal
- Automatically defined using ISA information
- Synthesized to combinational logic

#### Example

dcache.request(<u>#ldst\_p(uop)</u>, phyAddr(<u>#addr(uop)</u>), <u>#st\_data(uop)</u>); ▷ load/store
 ▷ address
 ▷ store-data

### Compiler correctness



Filled-in BSV is a valid microarchitecture for this ISA

- Makes hole synthesis at least as "hard" as verification
- Too strong a notion for correctness
- How can we weaken this?

### Flow: an intermediate spec



Flow describes the functional execution of a single instruction through the microarchitecture template

### Flow: example

### μL language

- sequential
- static types
- type inference
- bit-width inference
- extensible structs

while (true):  $pc \leftarrow select (PC)$   $inst_0 \leftarrow fetch (pc)$   $update (PC, pc + #ilen(inst_0))$   $x \leftarrow read (RF, #src(inst_0))$   $inst_1 \leftarrow inst_0 +: (DATA, x)$   $z \leftarrow #add\_x(inst_1) + #add\_y(inst_1)$   $inst_2 \leftarrow inst_1 +: (RESULT, z)$   $pupdate (PC, #jmp(inst_2), #target(inst_2))$  $pwrite (RF, #wr\_en(inst_2), #dest(inst_0), z)$ 

### Flow: divide problem into two



#### User

BSV template must "implement" flow for every type-correct hole definition

### Compiler

Flow must be equivalent to ISA for the generated hole definition



### Flow restricts holes

Holes are general enough to disentangle the instruction set

#### But, a hole cannot contain

- intrinsically time-dependent logic
- pipeline control logic
- cache control logic
- inter-instruction dependency logic

### Compiler overview



- Generate hole definitions such that flow is equivalent to ISA
- $\bullet$  Equivalence determined by a term rewriting system  ${\cal R}$

### Compiler problem formulation



# $\mathcal{R}$ -matching & Lazy Narrowing



- Problem formulated as second-order *R*-matching
- Narrowing is a systematic way to solve such problems
- Lazy narrowing is a refinement that works outside-in
- Heuristic-guided systematic search, backtracking as necessary
- ▷ Christian Prehofer, Solving Higher-Order Equations, 1995

### Practical concerns

- Solver can be very slow and timeout
- Need limits on hole size
- Equation solver errors are cryptic

## Evaluation target

Y86-inorder

- CMU, Introduction to Computer Systems
- 27 instructions (including variants)
- 5-stage inorder pipeline

## Y86-inorder: Compile times

Time	Instruction	Time
0.2 s 1.5 s	RRMOV RMMOV	0.42 s 0.33 s
4.9 s → 0.1 s	ADD	0.31 s 0.32 s 0.16 s
6.7 s	PUSH	0.10 s 0.29 s 0.39 s
	CALL RET LEAVE	0.24 s 0.43 s 0.35 s
	Time 0.2 s 1.5 s 4.9 s $\longrightarrow$ 0.1 s 6.7 s	TimeInstruction $0.2 \text{ s}$ RRMOV $1.5 \text{ s}$ RMMOV $4.9 \text{ s} \longrightarrow$ MRMOV $0.1 \text{ s}$ ADDJXXJXX $6.7 \text{ s}$ PUSHPOPCALLRETLEAVE

. . .

## Y86-inorder: Lines of code

Vanilla BSV flow	Full processor	3300	lines	BSV
	Core pipeline	450	lines	BSV
Input to compiler	Core pipeline	400	lines	BSV
	ISA	180	lines	μL
	Flow	63	lines	μL
Output of compiler	Microcode Functions	20 510 300 730	lines bits lines gates	BSV BSV



#### Thank you!