

TU Dresden, Institute of Electromechanical and Electronic Design



Chinese University of Hong Kong, CSE Dept.

Structural Planning of 3D-IC Interconnects by Block Alignment

<u>Johann Knechtel</u> (IFTE), Evangeline F. Y. Young (CUHK), and Jens Lienig (IFTE) ASP-DAC 2014

Outline

- I. Introduction and Motivation
- II. 3D-Floorplanning Methodology
- III. Results and Summary

3D-Integrated Devices

- In general: multiple (\geq 2) active layers (dies, chips)
 - Short interconnects: power consumption, delay, bandwidth
 - Separate and smaller dies: heterogeneous integration and overall yield
 - Complex design and manufacturing process

3D Packages

3D Integrated Circuits (3D ICs)





Motivation for Structural Planning of Interconnects

- Massively-parallel interconnects (large-scale 3D ICs)
 - Vertical buses (A), TSV stacks (B)
 - Classical buses, with fixed/flexible pins (C/D)
- Massive detours for non-straight (i.e., bended) or long paths
 - Depends on block placement and alignment
- Targeted alignment of 2D blocks during 3D floorplanning to ensure short routing paths



Lim, S. K. Personal Communication 2013

Outline

- I. Introduction and Motivation
- II. 3D-Floorplanning Methodology
- III. Results and Summary

Components of Our 3D-Floorplanning Methodology



Alignment Encoding

- Minimal overlap "min" (A, C, D)
- Maximal distance "max" (C, D)
- Fixed offset "fix" (B, C)
- Encoding with tuples (alignment of block pairs)
 - E.g. (C): $a_1 = (s_9, s_{10}, (150, "max"), (0, "fix")),$ $a_2 = (s_9, s_{11}, (200, "max"), (0, "fix"))$
- Unified approach, for alignment within and across dies



Components of Our 3D-Floorplanning Methodology



Layout Generation

- Extended Corner Block List
 - Application of alignment encoding
 - Extensions of CBL's placement technique, e.g., implicit packing
 - Orchestrated (i.e. synchronized) processes



Components of Our 3D-Floorplanning Methodology



Thermal Analysis

- Based on power blurring, a fast yet accurate approach [Park+09]
 - Matrix convolution; power densities * thermal-impulse responses
- Our extended power blurring: ≈3,000x faster than HotSpot
 Symmetric, orthogonal Gauss functions; 2x 1D convolution → speedup ≈4x
 Padded power maps; no data checks for convolution → speedup ≈4x



Components of Our 3D-Floorplanning Methodology



Layout Optimization

Simulated annealing (SA)-based optimization

3D floorplanning with inter- and intra-die alignment is challenging

Two phases: 1) fixed outline, 2) alignment and layout optimization

Adaptive (i.e., robust) optimization schedule



Outline

- I. Introduction and Motivation
- II. 3D-Floorplanning Methodology
- III. Results and Summary

Results – Structural Planning of Interconnects



Results – Regular and Large-Scale 3D Floorplanning

- Competitive 3D floorplanner (GSRC benchmarks)
 - 3D-STAF [Zhou+07]:
 - Routing demand and max. temperatures comparable
 - On avg. 17.5% more compact layouts
 - 3DFP [Chen10]
 - Routing demand and max. temperatures reduced (avg. 20% and 40K, resp.)
 - Area slightly increased (avg. 10%)



Summary

Goal: account for massivelyparallel interconnects early on



50

100 150 200

Flexible alignment encoding

ment and Alic all dies

₩ Ѧ

Fast yet accurate thermal analysis

> Effective layout optimization

Orchestrated block placement and alignment

Principles of Corner Block List



CBL:

$$S = (F, E, A, C, D, B)$$

$$L = (h, v, h, h, v)$$

$$T = (0, 1, 0, 1, 0)$$

Insertion order Insertion direction T-junctions

Horizontal T-junctions

Vertical T-junctions

Extended Corner Block List



Vertical bus, to be embedded in blocks C and J



Implicit Packing – Virtual CBL Adaption



CBL Encoding: $S = (s_1, s_2, s_3, s_4)$ $L = (h, h, v) \quad L = (v, h, h)$ T = (0, 0, 2) T = (0, 1, 0)

Equivalent Encoding Example: $S = (s_1, s_4, s_2, s_3)$

Extended Power Blurring

Thermal-impulse responses modeled as orthogonal Gauss functions

- No FEA runs required; parameterization based on HotSpot references
- Symmetric functions; 2D convolution as $2x \ 1D$ convolution \rightarrow speedup $\approx 4x$
- Padding of power-density maps
 - Flexible error compensation for (adiabatic) die boundaries
 - No data checks for convolution loops \rightarrow speedup $\approx 4x$





Accuracy of Power Blurring



Analysis w/ power blurring

Analysis w/ HotSpot (thermal RC network)