Department of Electronics Engineering, National Chiao Tung University VLSI Design Automation LAB

Routability-Driven Bump Assignment for Chip-Package Co-Design

Presenter: Hung-Ming Chen

1

Introduction

- Motivation
- Previous works
- Our contributions
- Preliminary
- Problem formulation
- Bump assignment and package planning
- Experimental results
- Conclusions



Motivation

Chip-package co-design problem



 It is a bottleneck to simultaneously optimize both pin assignment and pin routing for different design domains (chip, package, and board).

- Huge manual efforts
- Multiple design iterations

Previous Works

4

- Cross-domain co-design methodology
 - A board-driven Λ -shaped co-design flow [1]
 - □ A concurrent design flow [2]





Package-aware I/O-bump

planning

PKG ball

assignment

[1] H. C. Lee and Y. W. Chang, "A chip-package-board co-design methodology," in *Proc. of ACM/IEEE Design Automation Conference*, *pp. 1082-1087, 2012*.

[2] R. J. Lee and H. M. Chen, "A study of row-based area-array I/O design planning in concurrent chip-package design flow," in *Proc. of ACM Trans. on Design Automation of Electronic Systems, vol. 18, no. 2, pp. 1-19, 2013.*

Department of Electronics Engineering, National Chiao Tung University VLSI Design Automation LAB



Our Contributions

- □ A fast heuristic for chip-package co-design
 - A bump assignment which introduces high routability both in RDL routing and substrate routing (100% in our real case).
 - **A practical RDL layout**.
 - A routing order that guides designers to easily finish net connection on package.
- A simulator: improper I/O-ball mapping can be fixed in the early stage.

- □ Introduction
- Preliminary
 - Pseudo single redistribution layer
 - Substrate routing
- Problem formulation
- Bump assignment and package planning
- Experimental results
- Conclusions

Pseudo Single RDL

- 7
- a) Congested RDL
- b) Extra routing area
- c) Extra metal layer
- d) Pseudo single-layer [3]
 - M9 is mainly for PG
 - Use less critical area
 - Avoid additional layers
 - Cost-effective
 - Existing style in manual routing



Department of Electronics Engineering, National Chiao Tung University VLSI Design Automation LAB



Substrate Routing

- 8
- Substrate routing is preferred to be **planar**, even though multiple routing layers are available [4].
 - The signal vias are allowed in very limited locations due to manufacturability, leaving space for P/G vias.
 - Vertical detour introduce extra vias, which may destroy the signal integrity for high-speed differential signals.



[4] S. Liu, G. Chen, T. T. Jing, L. He, T. Zhang, R. Dutta, and X. L. Hong, "Substrate topological routing for high-density packages," in *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 28, no. 2, pp. 207-216, Feb. 2009.*

Department of Electronics Engineering, National Chiao Tung University VLSI Design Automation LAB

- □ Introduction
- Preliminary
- Problem formulation
- Bump assignment and package planning
- Experimental results
- Conclusions

Problem Formulation

Input

- □ I/O pin sequence **O**.
- Ball matrix **B**.
- Output
 - Bump assignment U.
 - Physical RDL layout.



An illustration of planar substrate routing.

Objective

- Chip: maximize routability in RDL routing and minimize routing area borrowed from another existing metal layer.
- Package: maximize routability in substrate routing.

Department of Electronics Engineering, National Chiao Tung University VLSI Design Automation LAB 2014/4/11

- Introduction
- Preliminary
- Problem formulation
- Bump assignment and package planning
 Design flow

2014/4/11

- Substrate routing
- Bump assignment
- RDL routing
- Experimental results
- Conclusions

Department of Electronics Engineering, National Chiao Tung University VLSI Design Automation LAB

Design Flow

 Traditional flow costs more human resource and time because of the **iteration**.



We propose a **straightforward** co-design flow to automatically solve the problem in a short time.



Department of Electronics Engineering, National Chiao Tung University VLSI Design Automation LAB

- Introduction
- Preliminary
- Problem formulation
- Bump assignment and package planning
 - Design flow
 - Substrate routing
 - B-Escape routing
 - Net grouping
 - Bump assignment
 - RDL routing
- Experimental results
- Conclusions

B-Escape Routing Algorithm

- 14
- A simultaneous escape is to find planar escape solutions in both components so that they are honoring the same escape ordering.
- Two major techniques:
 - Boundary routing
 - Dynamic net ordering





(4) d. e

(5) e

[5] L. Luo, T. Yan, Q. Ma, M. D. F. Wong, and T. Shibuya, "B-escape: a simultaneous escape routing algorithm based on boundary routing," in *Proc. of International Symposium on Physical Design*, pp. 19-25, 2010.

Department of Electronics Engineering, National Chiao Tung University VLSI Design Automation LAB



(4) trapped

Detailed Structure

- 15
- □ Four pin sequences specify the relations among I/O, bump, and ball: $S_O \simeq S_{Uc} \simeq S_{Up} = S_B$
 - **\square** S_0 : I/O pin sequence.
 - *S*_{*Uc*}: a row-based projection of bump matrix on chip.
 - **\square** S_{Up} : a row-based projection of bump matrix on package.
 - **\square** S_B : the escape pin order of ball.



Department of Electronics Engineering, National Chiao Tung University VLSI Design Automation LAB 2014/4/11

Net Grouping

- 16
- We introduce I/O information into B-Escape routing algorithm by net grouping technique.
 - To simultaneously achieve high routability in both RDL routing and substrate routing.
 - Group nets based on:
 - I/O pin sequence
 - # bumps in a row
 - Cost: $(\alpha, \beta) \rightarrow (\alpha, \beta, \gamma)$
 - α: trapped
 - $\bullet \beta: blocked$
 - **γ** is the group of net.



Cost Ordering

- □ Inside group: non-decreasing order based on $\boldsymbol{\alpha}$ and $\boldsymbol{\beta}$.
- **\square** Between groups: based on γ .
 - Upward mode: $G_1, G_2, G_3, ..., G_n$
 - **Downward mode:** $G_n, ..., G_3, G_2, G_1$



Department of Electronics Engineering, National Chiao Tung University VLSI Design Automation LAB

Backtrack and Reorder

While backtracking:

- **\square** N_i and N_j are in the same group (higher priority)
- **\square** N_i and N_j are in different groups

where N_i is the chosen net and N_j is the next candidate net



Department of Electronics Engineering, National Chiao Tung University VLSI Design Automation LAB

Reformation of B-Escape

Al	gorithm 1 Reformation of B-Escape routing algorithm			
1: for each of the six routing mode do				
2	for each unrouted net N_i do			
\Box Sten1 : calculate ³	route net N_i from ball B_i to escape boundary S_B			
	calculate the cost vector for net N_i			
routing cost of each net 5	clear the route generated for net N_i			
6	end for			
ر 7	if upward mode then	7		
8	sort all net costs by group in non-decreasing order	_		
9	else	Between groups		
\Box Step 9. sort net costs 10	sort all net costs by group in non-increasing order			
	end if			
12	for each group do	7		
13	sort net costs by α and β in non-decreasing order	- Inside group		
14	end for			
15	choose the first net N_j			
16	if net N_j traps other nets then			
Step3 : route the first ¹⁷	backtrack and reorder			
not on boolstrook	else			
Ilet OI Dacktrack	route net N_j from ball B_j to escape boundary S_B			
20	remove net N_j from net cost order			
21	end if			
22	until all nets are routed or exceed the backtrack limit			
23	store the solution for this routing mode			
24	end for			
25	output the solution with the best routability			

Department of Electronics Engineering, National Chiao Tung University VLSI Design Automation LAB

- Introduction
- Preliminary
- Problem formulation
- Bump assignment and package planning

2014/4/11

- Design flow
- Substrate routing
- Bump assignment
- RDL routing
- Experimental results
- Conclusions

Department of Electronics Engineering, National Chiao Tung University VLSI Design Automation LAB

Global Bump Assignment

21

Find bump assignment set according to the package escape routing result.



Department of Electronics Engineering, National Chiao Tung University VLSI Design Automation LAB

Detailed Bump Assignment

Choosing a solution from bump assignment set to make the difference between bump pin order and I/O pin order is minimum.





Department of Electronics Engineering, National Chiao Tung University VLSI Design Automation LAB

Verification of Practicality in Our Model

23

Via staggering and compaction

- Inspired by the flexible via-staggering technique [4].
- Based on DRC rules.



[4] S. Liu, G. Chen, T. T. Jing, L. He, T. Zhang, R. Dutta, and X. L. Hong, "Substrate topological routing for high-density packages," in *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 28, no. 2, pp. 207-216, Feb. 2009.*

Department of Electronics Engineering, National Chiao Tung University VLSI Design Automation LAB

2014/4/11

- Introduction
- Preliminary
- Problem formulation
- Bump assignment and package planning
 - Design flow
 - Substrate routing
 - Bump assignment
 - RDL routing
- Experimental results
- Conclusions

Department of Electronics Engineering, National Chiao Tung University VLSI Design Automation LAB

Projection Method

25

Original projection method [3]

- One direction
- Cost more routing tracks



- □ Reformation
 - Two directions
 - Reduce # routing tracks



[3] H. W. Hsu, M. L. Chen, H. M. Chen, H. C. Li, and S. H. Chen, "On effective flip-chip routing via pseudo single redistribution layer," in Proc. of Design, Automation and Test in Europe Conference and Exhibition, pp. 1597-1602, 2012.

Department of Electronics Engineering, National Chiao Tung University VLSI Design Automation LAB

List of Bump Pin Track

26



Department of Electronics Engineering, National Chiao Tung University VLSI Design Automation LAB

RDL Routing

- Step1: consider I/O pads as a pin track S₀.
- Step2: perform projection method on bump matrix to build a virtual pin track S_{Uc}.
- Step3: channel routing on pseudo-single layer [3].



2014/4/11

[3] H. W. Hsu, M. L. Chen, H. M. Chen, H. C. Li, and S. H. Chen, "On effective flip-chip routing via pseudo single redistribution layer," in Proc. of Design, Automation and Test in Europe Conference and Exhibition, pp. 1597-1602, 2012.

Department of Electronics Engineering, National Chiao Tung University VLSI Design Automation LAB

- □ Introduction
- Preliminary
- Problem formulation
- Bump assignment and package planning
- Experimental results
- Conclusions

Experimental Results

- □ Compared with traditional co-design flow, our work
 - costs less routing resource.
 - reduces design time.
 - saves manual effort.

(automatically completes the whole process.)

Method	Substrate routing		
	# routed nets	Rout.	Time
Ours	$507/507$ in 2^{nd} layer	100%	909.52 (sec.)
Traditional	$449/507$ in 2^{nd} layer	100%	a few months
	$58/507$ in 3^{rd} layer		
Method	RDL routing		
	# routed nets	Rout.	Time
Ours	507/507 in pseudo single-layer	100%	< 1 minute
Traditional	507/507 in two layers	100%	> 2 weeks

Department of Electronics Engineering, National Chiao Tung University VLSI Design Automation LAB

Package Routability

- Green path: the escape routing result.
- Blue fly-line: bump-ball assignment.



Department of Electronics Engineering, National Chiao Tung University VLSI Design Automation LAB

RDL Routability

 Based on our bump assignment, we can achieve 100% routability in RDL routing by [3].

[3] H. W. Hsu, M. L. Chen, H. M. Chen, H. C. Li, and S. H. Chen, "On effective flip-chip routing via pseudo single redistribution layer," in Proc. of Design, Automation and Test in Europe Conference and Exhibition, pp. 1597-1602, 2012.



Department of Electronics Engineering, National Chiao Tung University VLSI Design Automation LAB

- Introduction
- Preliminary
- Problem formulation
- Bump assignment and package planning
- Experimental results
- **Conclusions**

Conclusions

- We propose a straightforward chip-package co-design flow with routability-driven bump assignment based on:
 - Pseudo-single layer RDL routing [3].
 - **B-Escape routing [5].**
- Net grouping offers information interactions between chip and package to avoid the iterative revise of bump assignment in traditional design flow.
- Experimental results show that our work automatically completes the whole design process in a short time.

[3] H. W. Hsu, M. L. Chen, H. M. Chen, H. C. Li, and S. H. Chen, "On effective flip-chip routing via pseudo single redistribution layer," in Proc. of Design, Automation and Test in Europe Conference and Exhibition, pp. 1597-1602, 2012.
[5] L. Luo, T. Yan, Q. Ma, M. D. F. Wong, and T. Shibuya, "B-escape: a simultaneous escape routing algorithm based on boundary routing," in *Proc. of International Symposium on Physical Design, pp. 19-25, 2010.*

2014/4/11

Department of Electronics Engineering, National Chiao Tung University VLSI Design Automation LAB

References

- □ [1] H. C. Lee and Y. W. Chang, "A chip-package-board co-design methodology," in *Proc. of ACM/IEEE Design Automation Conference*, pp. 1082-1087, 2012.
- [2] R. J. Lee and H. M. Chen, "A study of row-based area-array I/O design planning in concurrent chip-package design flow," in *Proc. of ACM Trans. on Design Automation of Electronic Systems, vol. 18, no. 2, pp. 1-19, 2013.*
- [3] H. W. Hsu, M. L. Chen, H. M. Chen, H. C. Li, and S. H. Chen, "On effective flip-chip routing via pseudo single redistribution layer," in Proc. of Design, Automation and Test in Europe Conference and Exhibition, pp. 1597-1602, 2012.
- [4] S. Liu, G. Chen, T. T. Jing, L. He, T. Zhang, R. Dutta, and X. L. Hong, "Substrate topological routing for high-density packages," in *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 28, no. 2, pp.* 207-216, Feb. 2009.
- [5] L. Luo, T. Yan, Q. Ma, M. D. F. Wong, and T. Shibuya, "B-escape: a simultaneous escape routing algorithm based on boundary routing," in *Proc. of International Symposium on Physical Design*, pp. 19-25, 2010.