



Array Scalarization In High Level Synthesis

Preeti Ranjan Panda¹, **Namita Sharma**¹, Arun Kumar Pilania², G. Krishnaiah², Sreenivas Subramoney² and Ashok Jagannathan²

> ¹Indian Institute of Technology Delhi ²Intel Technology India Pvt. Ltd.

What is Array Scalarization?

- Arrays are usually mapped to memories (SRAM) in High Level Synthesis
 - Performance bottlenecks due to memory port constraints.
- Scalarization
 - > Transforming an array into a group of scalar variables.
 - > Entire array is stored in discrete registers.

Question: How to automatically decide when to Scalarize?

Previous Work

- Commercial tools (Cadence, Synopsys) allow user pragmas for controlling scalarization
- In this paper: Automatic strategy for Scalarization





Latency =
$$4 \times 3 = 12$$
 cycles

for (*i* = 0; *i* < 4; *i*++)

A[i] = A[i] + x;





What makes ARRAY SCALARIZATION Difficult?

Challenges

- > Area Overheads
 - Discrete Registers => Extra area
 - >a, b have same area
 - Scalarizing b results in more latency reduction

for (i = 0; i < 128; i++) a[i] = a[i] * p; for (j =0; j < 128; j++) b[j] = b[j] << s; for (k = 0; k < 128; k++) b[k] = b[k] + v;

Sparse Array Accesses
 large area penalty
 not much performance gain

int MetricMap [128]; ... curr = MetricMap [3];

Challenges

- Loop Carried Dependencies and Resource Constraints
 - Dependence => Sequentialization
 - Not much benefit from Scalarization

for (*i* = 0; *i* < 50; *i*++) A[i] = A[i] + A[i-1] * 7;

- Data dependent array indexing
 - Scalarizing a useful only if b is also scalarized
 - Scalarizing b is expensive
 - > data dependent access => large 100-to-1 MUX connecting to all registers

```
int a[250], b[100];
```

```
for (i = 0; i < 150; i++) {
index = calc (i) % 100;
val = b[index];
a [i] = a[i] << val;
```

Problem Definition

Given a behavioral description with **loops** L_1 , L_2 , ..., L_n accessing **arrays** A_1 , ..., A_m , with

 \Box each **loop** L_i accessing a subset S_i of the arrays

 \Box array size for A_i is Size(*i*)

□ an allowed area overhead constraint OV

compute the Scalarization Vector SV [1...m]

SV [i] = TRUE means A_i is scalarized and = FALSE means A_i is not scalarized

such that the overall latency (cycle count) reduction is maximized while the total area overhead < OV.

APPROACH



Cost Estimation

- Cost of scalarizing an array comprises of area overheads due to
 - Storing the array elements in discrete registers instead of SRAM cells

Storage_Area(*i*)=*Size*(*i*)**ElementSize*(*i*)*(*RArea*-*SArea*)

- MUX costs due to scalarization
 - > Due to resource sharing by the scalarized registers = Size(i)/R
 - Data dependent accesses = Size(i)

$$Cost(A_i) = Storage_Area(i) + MUX_Area(i)$$

$$Cost(L_i) = \sum Cost(A_j), A_j \in S_i$$

Latency Estimation

- Compute the Initiation Interval (II) for the loop which is a function of
 - Resource constraints

Loop carried dependencies

$$II = \max\left[\max\left[\frac{ops(i)*lat(i)}{FU(i)}\right] \forall i, \max\left[\frac{dep(t)}{it(t)}\right] \forall t\right]$$

 $Lat(i) = Body(i) + H^*(iter(i)-1)$

 Kurra et. al., "The impact of loop unrolling on controller delay in high level synthesis", DATE 2007.

Priority Function

Priority(L₁) =
$$\frac{\text{Red}(L_1)}{\frac{1}{\text{Cost}(L_1)}}$$

$$Red(L_{i}) = Body(i)*iter(i) - Lat(i)$$
$$Cost(L_{i}) = \sum Cost(A_{i}), A_{j} \in S_{i}$$





Experimental Results

Latency reduction with Unrolling & Scalarization



Experimental Results



Conclusions

- Investigated Array Scalarization
 - > a behavioral synthesis optimization
 - > selectively transforms arrays accessed in loops to scalars
 - > performance improvement under area overhead constraint.
- > Automated strategy
 - > prioritize the loops based on:
 - > expected performance benefits
 - resulting area overhead

Thank You!