

Synthesis of Power- and Area-Efficient Binary Machines for Incompletely Specified Sequences



Nan Li and Elena Dubrova


Royal Institute of Technology (KTH),
Sweden

Outline


- Binary machine
- Logic built-in self test
- Specifying don't-care bits
- Switching activity analysis
- Experimental results
- Conclusion

Binary Machine

- Autonomous state machine




Finite state machine (Moore)



Binary machine

Binary Machine (cont.)

- Can be synthesized to generate any given sequence of bit vectors
 - Elena Dubrova, Synthesis of Parallel Binary Machines, ICCAD'2011.



Logic Built-In Self Test (LBIST)

- Test patterns generated on-chip
 - Pseudo-random patterns – LFSR
 - Deterministic patterns – binary machine
- Requirements for binary machines
 - Small area overhead
 - Low power consumption

Deterministic Test Patterns

- Generated by automatic test pattern generation (ATPG) algorithms
- Incompletely specified
 - Over 90% don't-care bits
- How to deal with don't-care bits?
 - Specify don't-care bits
 - Synthesize BM for completely specified sequence


How to Specify Don't-Cares

- Random fill
 - Specify to 0 or 1 with equal probability
- Constant fill
 - Specify all to 0 (or 1)
- Inherit fill
 - Specify to be equal to the bit at the same position in the previous vector
- Others
 - Interleaving, pattern, inverse-inherit

Advantages of Inherit Fill

- Minimal number of register toggles
 - Minimal dynamic power dissipation
- No additional randomness introduced
 - Small area overhead
- Efficient implementation

Example



Example (cont.)

```
1000
0100
1010
0111
1011
1110
0001
0011
1100
0001
```

Random fill
 $N_{\text{toggle}} = 24$

```
0000
0100
1000
0101
1010
1000
0001
0010
1000
0001
```

Const-0 fill
 $N_{\text{toggle}} = 19$


```
0000
0100
1100
0101
1011
1010
0001
0011
1010
0001
```

Inherit fill
 $N_{\text{toggle}} = 17$



Switching Activity Analysis

Toggle Probability




Experimental Results (1)

- Dynamic power dissipation
- 16-bit vector sequences
- 10% specified (randomly to 0 or 1)
- Mapped to 90nm ASIC library

Experimental Results (1)

Dynamic Power Dissipation / $\mu\text{W}/\text{MHz}$




Experimental Results (2)

- Circuit area after mapping
- 16-bit vector sequences
- Mapped to mcnc.genlib


Experimental Results (2)

Area after mapping for sequence length 4096



Experimental Results (2)

Area after mapping for 10% specified sequences



Conclusion

- We compared different methods for specifying don't-care bits
- Inherit fill outperforms other methods
 - Smaller circuit area
 - Less power dissipation
- Potential use in embedding deterministic patterns on-chip