


# **A Low-Power VCO based ADC with asynchronous sigma-delta modulator in 65nm CMOS**


Jili Zhang, Chenluan Wang, Shengxi Diao, Fujiang Lin

University of Science and Technology of China, Hefei, China

# VCO-based Quantizer




VCO-based quantizer



Equivalent frequency domain model


- ✓ Only need VCO and digital gate circuits
- ✓ Time resolution and speed improved with technology scaling
- ✓ First order noise shaping property
- ✗ The non-linearity of the VCO voltage to frequency transfer character limits the performance.

# Proposed VCO based ADC with ASDM



- ❑ ASDM transfer input signal voltage information into pulse width information in time domain
- ❑ VCO only works at two voltage levels:  $V_{high}$  and  $V_{low}$
- ❑ Sense-amp flip-flops work as phase quantizer


# Implementation of ASDM




Block diagram of ASDM

- Output Duty cycle :  $\frac{\alpha}{T} = \frac{V+1}{2}$
- Self-oscillation frequency :  $\frac{\omega}{\omega_c} = 1 - V^2$

Where  $\alpha$  is the pulse width,  $V$  is instantaneous magnitude of input signal that normalized to 1,  $T = 2\pi/\omega$  is the output period,  $\omega$  is the instantaneous frequency of the square,  $\omega_c$  is self-oscillation frequency when  $x(t)=0$




Harmonic-distortion cancelling V-I converter




Hysteresis Comparator

# Measurement result



Output Spectrum of proposed ADC with  
600 mV<sub>pp</sub>-diff 1 MHz tone



SNDR&FOM vs. signal Bandwidth

F <sub>sampling</sub> MHz	BW MHz	SNR dB	SNDR dB	ENOB bits	Power mW	Area mm <sup>2</sup>	FoM fJ/conv
1500	8	54.8	54.3	8.7	2.8	0.08	334

# Reference

- [1] M. Park, “A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time Delta-Sigma ADC With VCO-Based Integrator and Quantizer Implemented in 0.13  $\mu\text{m}$  CMOS,” *IEEE Journal of Solid-State Circuits*, VOL. 44, pp. 3344-3358, 2009.
- [2] G. Taylor, “A Mostly-Digital Variable-Rate Continuous-Time Delta-Sigma Modulator ADC,” *IEEE Journal of Solid-State Circuits*, VOL. 45, pp. 2634-2646, 2010.
- [3] S. Rao, “A 71dB SFDR open loop VCO-based ADC using 2-level PWM modulation,” *Symposium of VLSI Circuits Digest*, 2011.
- [4] S. Ouzounov, “Analysis and Design of High-Performance Asynchronous Sigma-Delta Modulators With a Binary Quantizer,” *IEEE Journal of Solid-State Circuits*, VOL. 41, pp. 588-596, 2006.
- [5] S. Ouzounov, “A CMOS V-I converter with 75-dB SFDR and 360 $\mu\text{W}$  power consumption,” *IEEE Journal of Solid-State Circuits*, VOL. 40, pp.1527-1532, 2005.