# Circuit and Package Design for 44GB/s Inductive-Coupling DRAM/SoC Interface

<u>Akira Okada</u>, Abdul Raziz Junaidi, Yasuhiro Take, Atsutake Kosuge and Tadahiro Kuroda

Keio University, Japan

# Background

- Thru-Chip Interface (TCI) is low cost, low power interface between stacked chips alternative to TSV.
- Issues of TCI: Area Inefficiency
  - Number of coils is limited due to area constraints of the IO region.
  - To locate many coils in IO region, *pitch* or *diameter* of the coils should be reduced





# Overlapping coils with quadrature phase division multiplexing

- Overlapping coils are formed by multilayer wires
- Active channels for communication are switched at four different phases to avoid cross talk
- Strengthens noise immunity by raising  $V_{\text{TH}}$



## Ultra-thin fan-out wafer level package

- UT-FOWLP is Low cost package technology
- Chip communication distance is reduced compared to TAB
  - Thickness: from 70 $\mu$ m to 40 $\mu$ m
  - Distance: from 45μm to 25μm





### **Measurement result**

#### ► Communication with BER<10<sup>-12</sup> is verified



# TCI with UT-FOWLP utilizes the advantages of TSV

### TCI outperforms TSV in terms of area efficiency and power efficiency



1S\_23