



### A 14µA ECG processor with Noise Tolerant Heart Rate Extractor and FeRAM for Wearable Healthcare Systems

<u>Yozaburo Nakai</u>, Shintaro Izumi, Masanao Nakano, Ken Yamashita, Hiroshi Kawaguchi, and Masahiko Yoshimoto

Kobe University, Japan

Kobe University Integrated Silicon & Software architecture laboratory

### Background



The patients with lifestyle diseases are increasing

**Prevent lifestyle diseases** 

# **Normally-Off computing**

	Frequency component	
ECG	0.1 - 150Hz	Operational clock
EEG	0.5 - 60Hz	✓ CPU ✓ MPU
VEP	0.5 - 60Hz	etc
EMG	few kHz	

- Frequency range of biosignal is low
  - → <u>Standby power reduction is effective</u>



#### Heart rate detection algorithm



Use the correlation coefficient to calculate a heart rate

4

## Chip photograph



Technology		130-nm CMOS
Supply voltage		1.2V (Digital, SRAM, ADC, AFE)
		3.0V (FeRAM, 32kHz OSC, I/O)
Chip area		6.9 mm × 6.9 mm
Frequency		24 MHz (for MCU)
		32 kHz (for other blocks)
MCU		32-bit Cortex M0
On chip memory		64-KB FeRAM (for logging data)
		64-KB SRAM (for MCU)
		1.75-KB SRAM (for IHR detector)
ADC	Resolution	12 bit
	Current	0.5 μA@128 S/s, 1.4 μA@1 kS/s
AFE	Gain	54 dB
	Bandwidth	0-100 Hz
	CMRR	73 dB
	Current	3.4 μA
Total current		<b>13.7</b> $\mu$ <b>A</b> (for heart rate logging)

#### Performance evaluation



The measured total current consumption is **13.7**µA for the heart rate logging application