Physical Verification Flow for Hierarchical Analog IC Design Constraints

Volker Meyer zu Bexten Markus Tristl



Göran Jerke



Hartmut Marquardt Dina Medhat



SPONSORED BY THE

Federal Minis of Education and Research Portions of this contribution have been funded as part of the *ResCar 2.0* project (project label 01 M 3195) within the research program *ICT 2020* by the German Federal Ministry of Education and Research (BMBF).



Contents

- Introduction
- Previous Work
- Verification Flow
- Constraint Derivation
- Constraint Types
- Constraint Verification
- Experimental Results
- Summary & Conclusions

Motivation

- Design of automotive ICs must satisfy challenging industry requirements for functional safety, functional robustness, and reliability
- Consistent derivation and verification of hierarchical design constraints is crucial for high-quality AMS ICs
- Standards like ISO 26262 and automotive design chain optimization require:
 - Documentation of requirements and mission profiles
 - Derivation of design constraints from requirement level
 - Rigorous enforcement of constraint compliance
 - Mask-level and independent verification

The ResCar 2.0 approach



Previous Work

- The constraint-driven design paradigm [cf. Chang et al. 1996] has its roots in efforts to establish analog layout synthesis in the 1990s
- Several parts are implemented in commercial tools (e.g. by Cadence Design Systems, Mentor Graphics, Synopsys)
- Major components:
 - A. Constraint input/derivation
 - B. Support of layout implementation
 - C. Constraint compliance verification
- This presentation covers improvements in A) and C)

Verification Flow



Constraint Derivation

Constraint members are found by pattern matching

patterns in netlist syntax



Constraint Types

Alignment

Edges or center points must align

Symmetry

Symmetry required for device seeds and context

Matched Device Orientation

Current vectors must match

Matched Device Parameters

All layout extracted parameters must match

Cluster

No foreign devices may touch the hull



Symmetry



Layout: Infineon Technologies

Matched Device Orientation



Layout: Robert Bosch

Matched Device Parameters

Unmatched "delvto": inconsistent well proximity



Layout: Infineon Technologies

Cluster (Hierarchical Constraint)



Source: Robert Bosch

Cluster

Constraint Verification



Constraint Verification – DRC Code



Symmetry Constraint – Result

Ag Check / Cell	Results	2	conte	devID	group_name	cell	DICV_PL	is_ref	mode	
🗙 Check cluster	6	8	ME1D		bjt_1	CAN_comp_pnp			center	
🗙 Check morient	11	9	ME1D		bjt_1	CAN_comp_pnp			center	
X Check symmetry	32	10	ME1D		bjt_1	CAN_comp_pnp			center	
		11	ME1D		bjt_1	CAN_comp_pnp			center	
		12	ME1D		bjt_1	CAN_comp_pnp		81		
		13	ME1D		bjt_1	CAN_comp_pnp				
		14	ME1D		bjt_1	CAN_comp_pnp	4 440		$\rightarrow \rightarrow $	X_X_X_X_X_X_X_X_X_X_X_X_X_X_X_X_X_X_X_
		15	ME1D		bjt_1	CAN_comp_pnp		77//	777/	/ 4 7 4 7 4 7 4 7 4 7 4 7 4 7 4 7 4 7 4
		16	ME1D		bjt_1	CAN_comp_pnp	114			
		17	ME1D		bjt_1	CAN_comp_pnp				
		18	ME1D		bjt_1	CAN_comp_pnp				
		19	ME1D		bjt_1	CAN_comp_pnp	4 h []			
		20	ME1D		bjt_1	CAN_comp_pnp	111			
		21	ME1D		bjt_1	CAN_comp_pnp				
		22	ME1D		bjt_1	CAN_comp_pnp				
		23	ME1D		bjt_1	CAN_comp_pnp	4 h []			
		24	ME1D		bjt_1	CAN_comp_pnp	H [] []			
		25	ME1D		bjt_1	CAN_comp_pnp				
		26	ME1D		bjt_1	CAN_comp_pnp	1 k k		EXEX.	
		27			bjt_1	CAN_comp_pnp	N N []			
		28			bjt_1	CAN_comp_pnp	H [] []			
		29		675	bjt_1	CAN_comp_pnp				
		30		675	bjt_1	CAN_comp_pnp		x x x	··· · · · · · · · · · · · · · · · · ·	
		31		675	bjt_1	CAN_comp_pnp	N 14			
		32		675	bjt_1	CAN_comp_pnp	11			
		S					44			
								<u></u>	<u> </u>	en na na na <mark>la seconda da la contra da contra da</mark>
							1			

Experimental Results

Design	Α	В	С
Complexity:			
Hierarchical device count	111,194	14,467	8,583
Flat device count	5,208,564	1,354,624	201,777
Group count (schematic)	418	87	7 59
Constraint count (schem.)	1,255	250) 256
Group count (layout)	1,270	88	3 280
Constraint count (layout)	3,950	270	1,120
Time (seconds elapsed):			
Constraint derivation	300	39) 13
DB creation + xref (LVS)	4,474	511	52
Selection of devices	824	116	6 41
Assertion checks	5,153	77	38
Core constraint checks	9,578	<6X 68	61
Result processing/export	5,461	LVS 149	6
Total time	25,790	960	211

Hardware: Quad-core AMD Opteron 2384, 2.7GHz

Summary & Conclusions

Summary:

- Successful application to industrial designs
- Identified constraint violations demonstrate the need for hierarchical constraint verification

Outlook:

- Implementation of additional constraint checks
- Refinement/extension of rule-based constraint derivation