



ASP-DAC 2015 Advance Program

20th Asia and South Pacific Design Automation Conference

Date: January, 19-22, 2015

Place: Chiba/Tokyo, Japan

Highlights

Opening and Keynote I

Tuesday, January 20, 2015, 8:30-9:50

Udo Wolz (Executive Vice President and Director for Engineering and Innovation, Bosch Corporation) *"The required technologies for Automotive towards 2020"*

Keynote II

Wednesday, January 21, 2015, 9:00-9:50

Atsushi Takahara (Director of NTT Network Innovation Laboratories) *"Programmable Network"*

Keynote III

Thursday, January 22, 2015, 9:00-9:50

Noriko Arai (Professor of Information and Society Research Division, National Institute of Informatics) *"When and how will an AI be smart enough to design?"*

Special Sessions

1S: (Presentation + Poster Discussion) University Design Contest

Tuesday, January 20, 2015, 10:20-12:10

2S: (Invited Talks) Internet of Things

Tuesday, January 20, 2015, 13:50-15:30

3S: (Invited Talks) New Challenges and Solutions in Nanometer Physical Design

Tuesday, January 20, 2015, 15:50-17:30

4S: (Invited Talks) Machine Learning in EDA: Promises and Challenges in Selected Applications

Wednesday, January 21, 2015, 10:15-12:20

7S: (Invited Talks) The Future of Emerging ReRAM Technology

Thursday, January 22, 2015, 10:15-12:20

9B: (Invited Talks) System-Level Designs and Tools for Multicore Systems

Thursday, January 22, 2015, 15:50-17:30

Designers' Forum

5S: (Oral Session) Car Electronics

Wednesday, January 21, 2015, 13:50-15:30

6S: (Panel Discussion) Challenges in the Era of Big-Data Computing

Wednesday, January 21, 2015, 15:50-17:30

8S: (Oral Session) Technology Trend toward 8K Era

Thursday, January 22, 2015, 13:50-15:30

9S: (Panel Discussion) IP base SoC design and IP design innovation

Thursday, January 22, 2015, 15:50-17:30

Tutorials

ASP-DAC 2015 offers attendees a set of two-hour intense introductions to specific topics. Each tutorial will be presented twice a day to allow attendees to cover multiple topics. If you register for tutorials, you have the option to select three out of the six topics.

Tutorial-1: Ultra-low power ultra-low voltage design techniques in Fully Depleted SOI technologies

Monday, January 19, 2015, 9:30-11:30, 13:00-15:00

Organizer:

Andreia Cathelin (STMicroelectronics)

Speakers:

Giorgio Cesana (STMicroelectronics)

Edith Beigné (CEA-Leti)

Nobuyuki Sugii (LEAP)

Tutorial-2: Leading-Edge Lithography and TCAD

Monday, January 19, 2015, 9:30-11:30, 13:00-15:00

Organizer:

Shigeki Nojima (Toshiba)

Speakers:

Seiji Nagahara (Tokyo Electron)

Tomoyuki Matsuyama (Nikon)

Shigyo Naoyuki (Toshiba)

Tutorial-3: Normally-Off Computing: Synergy of New Non-Volatile Memories and Aggressive Power Management

Monday, January 19, 2015, 9:30-11:30, 15:30-17:30

Organizers:

Hiroshi Nakamura (The University of Tokyo)

Takashi Nakada (The University of Tokyo)

Speakers:

Takashi Nakada (The University of Tokyo)

Shinobu Fujita (Toshiba Corporate R&D Center)

Tutorial-4: Hardware Trust in VLSI Design and Implementations

Monday, January 19, 2015, 9:30-11:30, 15:30-17:30

Organizers:

Kazuo Sakiyama (The University of Electro-Communications)

Makoto Nagata (Kobe University)

Speakers:

Patrick Schaumont (Virginia Tech, US)

Swarup Bhunia (Case Western Reserve University, US)

Kazuo Sakiyama (The University of Electro-Communications, JP)

Makoto Nagata (Kobe University, JP)

Tutorial-5: High-Level Synthesis for FPGAs: From Software to Programmable Hardware

Monday, January 19, 2015, 13:00-15:00, 15:30-17:30

Organizer:

Jason Anderson (University of Toronto)

Speakers:

Jason Anderson (University of Toronto)

Ben Carrion Schafer (Hong Kong Polytechnic University)

Tutorial-6: Electronic Design Automation for Nanotechnologies

Monday, January 19, 2015, 13:00-15:00, 15:30-17:30

Organizers:

Pierre-Emmanuel Gaillardon (EPFL)

Giovanni De Micheli (EPFL)

Speakers:

Pierre-Emmanuel Gaillardon (EPFL)

Luca Amaru (EPFL)

Anupam Chattopadhyay (Nanyang Technical University)

Subhasish Mitra (Stanford University)

Monday, January 19, 2015

ASP-DAC 2015 offers attendees a set of two-hour intense introductions to specific topics. Each tutorial will be presented twice a day to allow attendees to cover multiple topics. If you register for tutorials, you have the option to select three out of the six topics.

Registration (8:00 -)				
	Room 102	Room 103	Room 104	Room 105
9:30	Tutorial 1: Ultra-low power ultra-low voltage design techniques in Fully Depleted SOI technologies Organizer: Andreia Cathelin (STMicroelectronics) Speakers: Giorgio Cesana (STMicroelectronics), Edith Beigné (CEA-Leti), Nobuyuki Sugii (LEAP)	Tutorial 2: Leading-Edge Lithography and TCAD Organizer: Shigeki Nojima (Toshiba) Speakers: Seiji Nagahara (Tokyo Electron), Tomoyuki Matsuyama (Nikon), Shigyo Naoyuki (Toshiba)	Tutorial 3: Normally-Off Computing: Synergy of New Non-Volatile Memories and Aggressive Power Management Organizers: Hiroshi Nakamura (The University of Tokyo), Takashi Nakada (The University of Tokyo) Speakers: Takashi Nakada (The University of Tokyo), Shinobu Fujita (Toshiba Corporate R&D Center)	Tutorial 4: Hardware Trust in VLSI Design and Implementations Organizers: Kazuo Sakiyama (The University of Electro-Communications), Makoto Nagata (Kobe University) Speakers: Patrick Schaumont (Virginia Tech, US), Swarup Bhunia (Case Western Reserve University, US), Kazuo Sakiyama (The University of Electro-Communications, JP), Makoto Nagata (Kobe University, JP)
11:30				
Lunch Break (11:30 - 13:00)				
13:00	Tutorial 1: Ultra-low power ultra-low voltage design techniques in Fully Depleted SOI technologies Organizer: Andreia Cathelin (STMicroelectronics) Speakers: Giorgio Cesana (STMicroelectronics), Edith Beigné (CEA-Leti), Nobuyuki Sugii (LEAP)	Tutorial 2: Leading-Edge Lithography and TCAD Organizer: Shigeki Nojima (Toshiba) Speakers: Seiji Nagahara (Tokyo Electron), Tomoyuki Matsuyama (Nikon), Shigyo Naoyuki (Toshiba)	Tutorial 5: High-Level Synthesis for FPGAs: From Software to Programmable Hardware Organizer: Jason Anderson (University of Toronto) Speakers: Jason Anderson (University of Toronto), Ben Carrion Schafer (Hong Kong Polytechnic University)	Tutorial 6: Electronic Design Automation for Nanotechnologies Organizers: Pierre-Emmanuel Gaillardon (EPFL), Giovanni De Micheli (EPFL) Speakers: Pierre-Emmanuel Gaillardon (EPFL), Luca Amaru (EPFL), Anupam Chattopadhyay (Nanyang Technical University), Subhasish Mitra (Stanford University)
15:00				
Coffee Break (15:00 - 15:30)				
15:30	Tutorial 3: Normally-Off Computing: Synergy of New Non-Volatile Memories and Aggressive Power Management Organizers: Hiroshi Nakamura (The University of Tokyo), Takashi Nakada (The University of Tokyo) Speakers: Takashi Nakada (The University of Tokyo), Shinobu Fujita (Toshiba Corporate R&D Center)	Tutorial 4: Hardware Trust in VLSI Design and Implementations Organizers: Kazuo Sakiyama (The University of Electro-Communications), Makoto Nagata (Kobe University) Speakers: Patrick Schaumont (Virginia Tech, US), Swarup Bhunia (Case Western Reserve University, US), Kazuo Sakiyama (The University of Electro-Communications, JP), Makoto Nagata (Kobe University, JP)	Tutorial 5: High-Level Synthesis for FPGAs: From Software to Programmable Hardware Organizer: Jason Anderson (University of Toronto) Speakers: Jason Anderson (University of Toronto), Ben Carrion Schafer (Hong Kong Polytechnic University)	Tutorial 6: Electronic Design Automation for Nanotechnologies Organizers: Pierre-Emmanuel Gaillardon (EPFL), Giovanni De Micheli (EPFL) Speakers: Pierre-Emmanuel Gaillardon (EPFL), Luca Amaru (EPFL), Anupam Chattopadhyay (Nanyang Technical University), Subhasish Mitra (Stanford University)
17:30				

Tuesday, January 20, 2015

Registration (7:00 -)				
8:30	Opening and Keynote I Chair: Kunio Uchiyama (Hitachi)			
9:50	Udo Wolz (Executive Vice President and Director for Engineering and Innovation, Bosch Corporation) “ <i>The required technologies for Automotive towards 2020</i> ”			
Coffee break (9:50 - 10:20)				
10:20	1S: University Design Contest Chairs: Hiroyuki Ito (Tokyo Inst. of Tech., Japan), Noriyuki Miura (Kobe Univ., Japan) (The titles of the presentations are listed in the next page)	1A: NoCS I (Performance and Fault Tolerance) Chairs: Yoshinori Takeuchi (Osaka Univ., Japan), TBD () 1A-1: Leibo Liu, Yu Ren, Chenchen Deng (Tsinghua Univ., China), Jie Han (Univ. of Alberta, Canada), Shouyi Yin, Shaojun Wei (Tsinghua Univ., China) “ <i>A Novel Approach Using a Minimum Cost Maximum Flow Algorithm for Fault-Tolerant Topology Reconfiguration in NoC Architectures</i> ” 1A-2: Peng Wang, Sheng Ma, Zhiying Wang, Hongyi Lu, Chen Li (National Univ. of Defense Tech., China) “ <i>Adaptive Remaining Hop Count Flow Control: Consider the Interaction between Packets</i> ” 1A-3: Takeshi Soga (ISIT Kyushu, JST CREST, Japan), Hiroshi Sasaki, Tomoya Hirao (Kyushu Univ., Japan), Masaaki Kondo (Univ. of Tokyo, Japan), Koji Inoue (Kyushu Univ., Japan) “ <i>A Flexible Hardware Barrier Mechanism for Many-Core Processors</i> ” 1A-4: Lian Zeng, Takahiro Watanabe (Waseda Univ., Japan) “ <i>A Performance Enhanced Dual-Switch Network-on-Chip Architecture</i> ”	1B: Toward Power Efficient Design Chairs: Kimiyoshi Usami (Shibaura Inst. of Tech., Japan), Masanori Hashimoto (Osaka Univ., Japan) 1B-1: Alireza Shafaei, Shuang Chen, Yanzhi Wang, Massoud Pedram (Univ. of Southern California, U.S.A.) “ <i>A Cross-Layer Framework for Designing and Optimizing Deeply-Scaled FinFET-Based SRAM Cells under Process Variations</i> ” 1B-2: Adam Teman (EPFL, Switzerland), Davide Rossi (UNIBO, Italy), Pascal Meinerzhagen (EPFL, Switzerland), Luca Benini (UNIBO/ETH, Italy), Andreas Burg (EPFL, Switzerland) “ <i>Controlled Placement of Standard Cell Memory Arrays for Improved Density and Low Power in 28nm FD-SOI</i> ” 1B-3: Jun Shiomi, Tohru Ishihara, Hidetoshi Onodera (Kyoto Univ., Japan) “ <i>Microarchitectural-Level Statistical Timing Models for Near-Threshold Circuit Design</i> ” 1B-4: Shengcheng Wang, Farshad Firouzi, Fabian Oboril, Mehdi B. Tahoori (Karlsruhe Inst. of Tech., Germany) “ <i>Stress-Aware P/G TSV Planning in 3D-ICs</i> ”	1C: Modeling and Design Methodologies of Post-silicon Devices Chairs: Zili Shao (Hong Kong Polytechnic Univ., Hong Kong), Duo Liu (Chongqing Univ., China) 1C-1: Chao Zhang, Guangyu Sun, Weiqi Zhang (Peking Univ., China), Fan Mi, Hai Li (Univ. of Pittsburgh, U.S.A.), Weisheng Zhao (Beihang Univ., China) “ <i>Quantitative Modeling of Racetrack Memory, A Tradeoff among Area, Performance, and Power</i> ” 1C-2: Peng Gu, Boxun Li, Tianqi Tang (Tsinghua Univ., China), Shimeng Yu, Yu Cao (Arizona State Univ., U.S.A.), Yu Wang, Huazhong Yang (Tsinghua Univ., China) “ <i>Technological Exploration of RRAM Crossbar Array For Matrix-Vector Multiplication</i> ” 1C-3: Yang Zheng, Cong Xu (Pennsylvania State Univ., U.S.A.), Yuan Xie (Univ. of California, Santa Barbara, U.S.A.) “ <i>Modeling Framework for Cross-Point Resistive Memory Design Emphasizing Reliability and Variability Issues</i> ” 1C-4: Ching-Yi Huang, Chian-Wei Liu, Chun-Yao Wang (National Tsing Hua Univ., Taiwan), Yung-Chih Chen (Yuan Ze Univ., Taiwan), Suman Datta, Vijaykrishnan Narayanan (Pennsylvania State Univ., U.S.A.) “ <i>A Defect-Aware Approach for Mapping Reconfigurable Single-Electron Transistor Arrays</i> ”
12:10	Lunch Break / University LSI Design Contest Discussion (12:10 - 13:40)			

10:20	1S: University Design Contest Chairs: Hiroyuki Ito (Tokyo Inst. of Tech., Japan), Noriyuki Miura (Kobe Univ., Japan)
	1S-1: Dongsheng Yang, Wei Deng, Tomohiro Ueno, Teerachot Siriburanon, Satoshi Kondo, Kenichi Okada, Akira Matsuzawa (Tokyo Inst. of Tech., Japan) “ <i>An HDL-Synthesized Gated-Edge-Injection PLL with A Current Output DAC</i> ”
	1S-2: Takehiko Amaki, Masanori Hashimoto, Takao Onoye (Osaka Univ., Japan) “ <i>An Oscillator-Based True Random Number Generator with Process and Temperature Tolerance</i> ”
	1S-3: Takanori Machida (Univ. of Electro-Communications, Japan), Dai Yamamoto (Fujitsu Labs., Japan), Mitsugu Iwamoto, Kazuo Sakiyama (Univ. of Electro-Communications, Japan) “ <i>Implementation of Double Arbiter PUF and Its Performance Evaluation on FPGA</i> ”
	1S-4: Yohei Umeki, Koji Yanagida (Kobe Univ., Japan), Shusuke Yoshimoto (Stanford Univ., U.S.A.), Shintaro Izumi, Masahiko Yoshimoto, Hiroshi Kawaguchi (Kobe Univ., Japan), Koji Tsunoda, Toshihiro Sugii (Low-Power Electronics Association and Project (LEAP), Japan) “ <i>A Negative-Resistance Sense Amplifier for Low-Voltage Operating STT-MRAM</i> ”
	1S-5: Nobuaki Kobayashi, Ryusuke Ito, Tadayoshi Enomoto (Chuo Univ., Japan) “ <i>A High Stability, Low Supply Voltage and Low Standby Power Six-Transistor CMOS SRAM</i> ”
	1S-6: Xuan-Thuan Nguyen, Cong-Kha Pham (Univ. of Electro-Communications, Japan) “ <i>An Efficient Multi-port Memory Controller for Multimedia Applications</i> ”
	1S-7: Masanori Hashimoto, Dawood Alnajjar, Hiroaki Konoura (Osaka Univ., Japan), Yukio Mitsuyama (Kochi Univ. of Tech., Japan), Hajime Shimada (Nagoya Univ., Japan), Kazutoshi Kobayashi (Kyoto Inst. of Tech., Japan), Hiroyuki Kanbara (ASTEM, Japan), Hiroyuki Ochi (Ritsumeikan Univ., Japan), Takashi Imagawa (Kyoto Univ., Japan), Kazutoshi Wakabayashi (NEC, Japan), Takao Onoye (Osaka Univ., Japan), Hidetoshi Onodera (Kyoto Univ., Japan) “ <i>Reliability-Configurable Mixed-Grained Reconfigurable Array Compatible with High-Level Synthesis</i> ”
	1S-8: Yozaburo Nakai, Shintaro Izumi, Ken Yamashita, Masanao Nakano, Hiroshi Kawaguchi, Masahiko Yoshimoto (Kobe Univ., Japan) “ <i>A 14μA ECG Processor with Noise Tolerant Heart Rate Extractor and FeRAM for Wearable Healthcare Systems</i> ”
	1S-9: Xiaowei Ren (Xi'an Jiaotong Univ., China) “ <i>A 128-way FPGA Platform for the Acceleration of KLMS Algorithm</i> ”
	1S-10: Xiaowei Ren (Xi'an Jiaotong Univ., China) “ <i>A Real-time Permutation Entropy Computation for EEG Signals</i> ”
	1S-11: Jiang Yu, Geng Liu, Xin Zhang, Pengju Ren (Xi'an Jiaotong Univ., China) “ <i>A High Efficient Hardware Architecture for Multiview 3DTV</i> ”
	1S-12: Hsiao-Wei Chien, Jyun-Long Lai, Chao-Chieh Wu, Chih-Tsun Huang, Ting-Shuo Hsu, Jing-Jia Liou (National Tsing Hua Univ., Taiwan) “ <i>Design of A Scalable Many-Core Processor for Embedded Applications</i> ”
	1S-13: Daisuke Fujimoto, Noriyuki Miura (Kobe Univ., Japan), Yu-ichi Hayashi, Naofumi Homma, Takafumi Aoki (Tohoku Univ., Japan), Makoto Nagata (Kobe Univ., Japan) “ <i>A DPA/DEMA/LEMA-Resistant AES Cryptographic Processor with Supply-Current Equalizer and Micro EM Probe Sensor</i> ”
	1S-14: Xiwei Huang, Jing Guo, Mei Yan, Hao Yu (Nanyang Technological Univ., Singapore) “ <i>A 64x64 1200fps Dual-mode CMOS Ion-Image Sensor for Accurate DNA Sequencing</i> ”
	1S-15: Xinyuan Qian, Hang Yu, Shoushun Chen, Kay Soon Low (Nanyang Technological Univ., Singapore) “ <i>A CMOS CTIA Image Sensor with In-Pixel Dual-Exposure Charge Subtraction Scheme for Star Trackers</i> ”
	1S-16: Toshihiro Ozaki, Tetsuya Hirose, Takahiro Nagai, Keishi Tsubaki, Nobutaka Kuroki, Masahiro Numa (Kobe Univ., Japan) “ <i>A 0.21-V Minimum Input, 73.6% Maximum Efficiency, Fully Integrated 3-Terminal Voltage Converter with MPPT for Low-Voltage Energy Harvesters</i> ”
	1S-17: Junki Hashiba, Toru Kawajiri, Yuya Hasegawa, Hiroki Ishikuro (Keio Univ., Japan) “ <i>Dual-Output Wireless Power Delivery System for Small Size Large Volume Wireless Memory Card</i> ”
	1S-18: Daisuke Kanemoto (Univ. of Yamanashi, Japan), Keigo Oshiro, Keiji Yoshida, Haruichi Kanaya (Kyushu Univ., Japan) “ <i>A Tri-Level 50MS/s 10-bit Capacitive-DAC for Bluetooth Applications</i> ”
	1S-19: Aravind Tharayil Narayanan, Wei Deng, Kenichi Okada, Akira Matsuzawa (Tokyo Inst. of Tech., Japan) “ <i>A Tail-Current Modulated VCO with Adaptive-Bias Scheme</i> ”
	1S-20: Jili Zhang, Chenluan Wang, Shengxi Diao, Fujiang Lin (Univ. of Science and Tech. of China, China) “ <i>A Low-Power VCO Based ADC with Asynchronous Sigma-Delta Modulator in 65nm CMOS</i> ”
	1S-21: Sho Ikeda, Sang-yeop Lee, Shin Yonezawa, Yiming Fang, Motohiro Takayasu, Taisuke Hamada, Yosuke Ishikawa, Hiroyuki Ito, Noboru Ishihara, Kazuya Masu (Tokyo Inst. of Tech., Japan) “ <i>A 0.5-V 5.8-GHz Low-Power Asymmetrical QPSK/OOK Transceiver for Wireless Sensor Network</i> ”
	1S-22: Teerachot Siriburanon, Tomohiro Ueno, Kento Kimura, Satoshi Kondo, Wei Deng, Kenichi Okada, Akira Matsuzawa (Tokyo Inst. of Tech., Japan) “ <i>A 58.3-to-65.4 GHz 34.2 mW Sub-Harmonically Injection-Locked PLL with a Sub-Sampling Phase Detection</i> ”
	1S-23: Akira Okada, Abdul Raziz Junaiddi, Yasuhiro Take, Atsutake Kosuge, Tadahiro Kuroda (Keio Univ., Japan) “ <i>Circuit and Package Design for 44GBs DRAMSoC Interface</i> ”
	1S-24: Li-Chung Hsu, Yasuhiro Take, Atsutake Kosuge, So Hasegawa, Junichiro Kadamoto, Tadahiro Kuroda (Keio Univ., Japan) “ <i>Design and Analysis for ThruChip Design for Manufacturing (DFM)</i> ”
12:10	
Lunch Break / University LSI Design Contest Discussion (12:10 - 13:40)	

13:40	2S: (Special Session) Internet of Things Organizer: Li Shang (Univ. of Colorado Boulder, U.S.A.) 2S-1: Hyung Gyu Lee (Daegu Univ., Republic of Korea), Naehyuck Chang (KAIST, Republic of Korea) <i>“Powering the IoT: Storage-Less and Converter-Less Energy Harvesting”</i> 2S-2: Shao-Yi Chien, Wei-Kai Chan, Yu-Hsiang Tseng (National Taiwan Univ., Taiwan), Chia-Han Lee (Academia Sinica, Taiwan), V. Srinivasa Somayazulu, Yen-Kuang Chen (Intel, U.S.A.) <i>“Distributed Computing in IoT: System-on-a-Chip for Smart Cameras as an Example”</i> 2S-3: James Williamson, Qi Liu, Wyatt Morhman, Kun Li, Fenglong Lu (Univ. of Colorado Boulder, U.S.A.), Robert P. Dick (Univ. of Michigan, U.S.A.), Li Shang (Univ. of Colorado Boulder, U.S.A.) <i>“Data Sensing and Analysis: The Challenge for Wearables”</i>	2A: NoCS II (Power and Emerging Technology) Chairs: TBD (), TBD () 2A-1: Hang Lu (Univ. of Chinese Academy of Sciences, China), Guihai Yan, Yinhe Han, Ying Wang, Xiaowei Li (Chinese Academy of Sciences, China) <i>“ShuttleNoC: Boosting on-Chip Communication Efficiency by Enabling Localized Power Adaptation”</i> 2A-2: Hui LI, Sébastien Le Beux (Lyon Institute of Nanotechnology, France), Gabriela Nicolescu (Ecole Polytechnique de Montréal, Canada), Ian O’Connor (Lyon Institute of Nanotechnology, France) <i>“Energy-Efficient Optical Crossbars on Chip with Multi-Layer Deposited Silicon”</i> 2A-3: Julian Hilgemberg Pontes, Pascal Vivet, Yvain Thonnart (CEA/LETI, France) <i>“Two-Phase Protocol Converters for 3D Asynchronous 1-of-n Data Links”</i> 2A-4: Xiaohang Wang, Tengfei Wang (Chinese Academy of Sciences, China), Terrence Mak (Chinese Univ. of Hong Kong, China), Mei Yang, Yingtao Jiang (Univ. of Nevada, Las Vegas, U.S.A.), Masoud Daneshtalab (Univ. of Turku, Finland) <i>“Fine-Grained Runtime Power Budgeting for Networks-on-Chip”</i>	2B: Design Automation for Tomorrow’s Circuit Technologies Chairs: Anupam Chattopadhyay (RWTH Aachen Univ., Germany), Shigeru Yamashita (Ritsumeikan Univ.) 2B-1: Shuangchen Li (Univ. of California, Santa Barbara, U.S.A.), Ang Li, Yongpan Liu (Tsinghua Univ., China), Yuan Xie (Univ. of California, Santa Barbara, U.S.A.), Huazhong Yang (Tsinghua Univ., China) <i>“Nonvolatile Memory Allocation and Hierarchy Optimization for High-Level Synthesis”</i> 2B-2: Robert Wille, Oliver Keszocze, Clemens Hopfmuller, Rolf Drechsler (Univ. of Bremen, Germany) <i>“Reverse BDD-Based Synthesis for Splitter-Free Optical Circuits”</i> 2B-3: Aaron Lye, Robert Wille, Rolf Drechsler (Univ. of Bremen, Germany) <i>“Determining the Minimal Number of SWAP Gates for Multi-Dimensional Nearest Neighbor Quantum Circuits”</i>	2C: Emerging Applications Chairs: Juinn-Dar Huang (National Chiao Tung Univ., Taiwan), TBD () 2C-1: Zipeng Li (Duke Univ., U.S.A.), Tsung-Yi Ho (National Cheng Kung Univ., Taiwan), Krishnendu Chakrabarty (Duke Univ., U.S.A.) <i>“Design and Optimization of 3D Digital Microfluidic Biochips for the Polymerase Chain Reaction”</i> 2C-2: Li-xue Xia, Rong Luo, Bin Zhao, Yu Wang, Hua-zhong Yang (Tsinghua Univ., China) <i>“An Accurate and Low Cost PM_{2.5} Estimation Method Based on Artificial Neural Network”</i> 2C-3: Zhi Hu, Yibo Fan, Xiaoyang Zeng (Fudan Univ., China) <i>“Iterative Disparity Voting Based Stereo Matching Algorithm and Its Hardware Implementation”</i> 2C-4: Yu-Wei Wu (National Cheng Kung Univ., Taiwan), Yiyu Shi (Missouri Univ. of Science and Tech., U.S.A.), Sudip Roy (National Cheng Kung Univ., Taiwan), Tsung-Yi Ho (National Chiao Tung Univ., Taiwan) <i>“Obstacle-Avoiding Wind Turbine Placement for Power-Loss and Wake-Effect Optimization”</i>
15:30	Coffee break (15:30 - 15:50)			

15:50	3S: (Special Session) New Challenges and Solutions in Nanometer Physical Design Organizer: Mark Po-Hung Lin (National Chung Cheng Univ., Taiwan) 3S-1: Haitong Tian, Martin D. F. Wong (Univ. of Illinois, Urbana-Champaign, U.S.A.) “<i>An Efficient Linear Time Triple Patterning Solver</i>” 3S-2: Cliff Sze (IBM, U.S.A.), Tiago Reimann, Ricardo Reis (Univ. Federal do Rio Grande do Sul, Brazil) “<i>Gate Sizing and Threshold Voltage Assignment for High Performance Microprocessor Designs</i>” 3S-3: Yasuhiro Takashima (Univ. of Kitakyushu, Japan) “<i>Analytical Placement for Rectilinear Blocks</i>” 3S-4: Eric Jia-Wei Fang, Terry Chi-Jih Shih, Darton Shen-Yu Huang (MediaTek, Taiwan) “<i>IR to Routing Challenge and Solution for Interposer-Based Design</i>”	3A: Circuits for Performance and Reliability Chairs: Sri Parameswaran (Univ. of New South Wales, Australia), TBD () 3A-1: Rahul Shah (Indraprastha Institute of Information Technology, India), Mohammad S Dohadwala (Sankalp Semiconductor, India), Alexander Fell (Indraprastha Institute of Information Technology, India) “<i>An Area Efficient, Low Latency, Parallel CRC Algorithm Based on Look-Up Tables</i>” 3A-2: Bharat Garg (ABV - Indian Institute of Information Technology and Management Gwalior, India), Sunil Dutt (Indian Inst. of Tech. Guwahati, India), G K Sharma (ABV - Indian Institute of Information Technology and Management Gwalior, India) “<i>A Bit-Width Aware Constant Delay Accuracy-Programmable Adder for Error-Resilient Architectures</i>” 3A-3: Anteneh Gebregiorgis (TU Delft, Netherlands), Mojtaba Ebrahimi, Saman Kiamehr, Fabian Oboril (Karlsruhe Inst. of Tech., Germany), Said Hamdioui (TU Delft, Netherlands), Mehdi Tahoori (Karlsruhe Inst. of Tech., Germany) “<i>Aging Mitigation in Memory Arrays Using Self-Controlled Bit-Flipping Technique</i>” 3A-4: Chang Liu, Xinghua Yang, Fei Qiao, Qi Wei, Huazhong Yang (Tsinghua Univ., China) “<i>Design Methodology for Approximate Accumulator Based on Statistical Error Model</i>”	3B: Frontiers in Logic Synthesis Chairs: Robert Wille (Univ. of Bremen, Germany), Yuko Hara-Azumi (Tokyo Inst. of Tech.) 3B-1: Luca Amaru (Integrated Systems Laboratory - EPFL, Switzerland), Gage Hills (Stanford Univ., U.S.A.), Pierre-Emmanuel Gaillardon (Integrated Systems Laboratory - EPFL, Switzerland), Subhasish Mitra (Stanford Univ., U.S.A.), Giovanni De Micheli (Integrated Systems Laboratory - EPFL, Switzerland) “<i>Multiple Independent Gate FETs: How Many Gates Do We Need?</i>” 3B-2: Subhendu Roy (Univ. of Texas, Austin, U.S.A.), Mihir Choudhury, Ruchir Puri (IBM, U.S.A.), David Z Pan (Univ. of Texas, Austin, U.S.A.) “<i>Polynomial Time Algorithm for Area and Power Efficient Adder Synthesis in High-Performance Designs</i>” 3B-3: Yusuke Matsunaga (Kyushu Univ., Japan) “<i>Accelerating SAT-Based Boolean Matching for Heterogeneous FPGAs Using One-Hot Encoding and CEGAR Technique</i>”	3C: Energy Optimization for Electric Vehicles and Smart Grids Chairs: Hideki Takase (Kyoto Univ., Japan), Yongpan Liu (Tsinghua Univ., China) 3C-1: Ji Li, Yanzhi Wang, Xue Lin, Shahin Nazarian, Massoud Pedram (USC, U.S.A.) “<i>Negotiation-Based Task Scheduling and Storage Control Algorithm to Minimize User’s Electric Bills under Dynamic Prices</i>” 3C-2: Matthias Kauer, Swaminathan Narayanaswamy, Sebastian Steinhorst, Martin Lukasiewicz (TUM CREATE, Singapore), Samarjit Chakraborty (TU Munich, Germany) “<i>Many-to-Many Active Cell Balancing Strategy Design</i>” 3C-3: Ta-Yang Huang, Chia-Jui Chang (National Cheng Kung Univ., Taiwan), Chung-Wei Lin (Univ. of California, Berkeley, U.S.A.), Sudip Roy (National Cheng Kung Univ., Taiwan), Tsung-Yi Ho (National Chiao Tung Univ., Taiwan) “<i>Intra-Vehicle Network Routing Algorithm for Weight and Wireless Transmit Power Minimization</i>” 3C-4: Yusuke Sakumoto (Tokyo Metropolitan Univ., Japan), Ittetsu Taniguchi (Ritsumeikan Univ., Japan) “<i>An Autonomous Decentralized Mechanism for Energy Interchanges with Accelerated Diffusion Based on MCMC</i>”
17:30				

Wednesday, January 21, 2015

Registration (7:30 -)				
9:00	Keynote II Chair: Kunio Uchiyama (Hitachi) Atsushi Takahara (Director of NTT Network Innovation Laboratories) “ <i>Programmable Network</i> ”			
9:50				
Coffee break (9:50 - 10:15)				
10:15	4S: (Special Session) Machine Learning in EDA: Promises and Challenges in Selected Applications Organizer: Li-C. Wang (Univ. of California, Santa Barbara, U.S.A.) 4S-1: Bei Yu, David Z. Pan (Univ. of Texas, Austin, U.S.A.), Tetsuaki Matsunawa (Toshiba, Japan), Xuan Zeng (Fudan Univ., China) “ <i>Machine Learning and Pattern Matching in Physical Design</i> ” 4S-2: Fangming Ye, Krishnendu Chakrabarty (Duke Univ., U.S.A.), Zhaobo Zhang, Xinli Gu (Huawei Technologies, U.S.A.) “ <i>Self-Learning and Adaptive Board-Level Functional Fault Diagnosis</i> ” 4S-3: Shupeng Sun, Xin Li (Carnegie Mellon Univ., U.S.A.) “ <i>Fast Statistical Analysis of Rare Circuit Failure Events for Memory Circuits in High-Dimensional Variation Space</i> ” 4S-4: Li-C. Wang (Univ. of California, Santa Barbara, U.S.A.) “ <i>Data Mining in Functional Test Content Optimization</i> ”	4A: Efficient NVM Management, from Register to Disk Chairs: kyoungwoo Lee (Yonsei Univ., Republic of Korea), TBD () 4A-1: Mimi Xie, Chen Pan, Jingtong Hu (Oklahoma State Univ., U.S.A.), Chengmo Yang (Univ. of Delaware, U.S.A.), Yiran Chen (Univ. of Pittsburgh, U.S.A.) “ <i>Checkpoint-Aware Instruction Scheduling for Non-volatile Processor with Multiple Functional Units</i> ” 4A-2: Linbo Long, Duo Liu, Xiao Zhu, Kan Zhong (Chongqing Univ., China), Zili Shao (Hong Kong Polytechnic Univ., Hong Kong), Edwin Sha (Chongqing Univ., China) “ <i>Balloonfish: Utilizing Morphable Resistive Memory in Mobile Virtualization</i> ” 4A-3: Yanbin Li, Xin Li, Lei Ju, Zhiping Jia (Shandong Univ., China) “ <i>A Three-Stage-Write Scheme with Flip-Bit for PCM Main Memory</i> ” 4A-4: Min Huang (Harbin Inst. of Tech., China), Yi Wang (Hong Kong Polytechnic Univ., Hong Kong), Zhaoqing Liu, Liyan Qiao (Harbin Inst. of Tech., China), Zili Shao (Hong Kong Polytechnic Univ., Hong Kong) “ <i>A Garbage Collection Aware Stripping Method for Solid-State Drives</i> ” 4A-5: Renhai Chen (Hong Kong Polytechnic Univ., Hong Kong), Yi Wang (Shenzhen Univ., China), Jingtong Hu (Oklahoma State Univ., U.S.A.), Duo Liu (Chongqing Univ., China), Zili Shao (Hong Kong Polytechnic Univ., Hong Kong), Yong Guan (Capital Normal Univ., China) “ <i>Unified Non-Volatile Memory and NAND Flash Memory Architecture in Smartphones</i> ”	4B: Robust Timing, and P/G Modeling and Design Chairs: Ray Cheung (City Univ. of Hong Kong, Hong Kong), Fan Yang (Fudan Univ., China) 4B-1: Palkesh Jain (Qualcomm India Pvt, India), Sachin S. Sapatnekar (Univ. of Minnesota, U.S.A.), Jordi Cortadella (Univ. Politècnica de Catalunya, Spain) “ <i>A Retargetable and Accurate Methodology for Logic-IP-Internal Electromigration Assessment</i> ” 4B-2: Hai-Bao Chen, Sheldon X.-D. Tan, Xin Huang (Univ. of California, Riverside, U.S.A.), Valeriy Sukharev (Mentor Graphics, U.S.A.) “ <i>New Electromigration Modeling and Analysis Considering Time-Varying Temperature and Current Densities</i> ” 4B-3: Zahi Moudallal, Farid N Najm (Univ. of Toronto, Canada) “ <i>Generating Circuit Current Constraints to Guarantee Power Grid Safety</i> ” 4B-4: Aadithya Karthik (UC Berkeley, U.S.A.), Sayak Ray (Princeton Univ., U.S.A.), Jaijeet Roychowdhury (UC Berkeley, U.S.A.) “ <i>BEE: Predicting Realistic Worst Case and Stochastic Eye Diagrams by Accounting for Correlated Bitstreams and Coding Strategies</i> ” 4B-5: Chung-Hao Tsai, Wai-Kei Mak (National Tsing Hua Univ., Taiwan) “ <i>A Fast Parallel Approach for Common Path Pessimism Removal</i> ”	4C: New Issues in Placement and Routing Chairs: Shigetoshi Nakatake (Univ. of Kitakyushu, Japan), TBD () 4C-1: Chau-Chin Huang, Chien-Hsiung Chiou, Kai-Han Tseng, Yao-Wen Chang (National Taiwan Univ., Taiwan) “ <i>Detailed-Routing-Driven Analytical Standard-Cell Placement</i> ” 4C-2: Shih-Ying Liu (NCTU, Taiwan), Tung-Chieh Chen (Synopsys, Taiwan), Hung-Ming Chen (NCTU, Taiwan) “ <i>An Approach to Anchoring and Placing High Performance Custom Digital Designs</i> ” 4C-3: Po-Ya Hsu, Yao-Wen Chang (National Taiwan Univ., Taiwan) “ <i>Non-Stitch Triple Patterning-Aware Routing Based on Conflict Graph Pre-Coloring</i> ” 4C-4: Shao-Yun Fang (National Taiwan Univ. of Science and Tech., Taiwan) “ <i>Cut Mask Optimization with Wire Planning in Self-Aligned Multiple Patterning Full-Chip Routing</i> ” 4C-5: Ran Zhang, Tieyuan Pan, Li Zhu, Takahiro Watanabe (Waseda Univ., Japan) “ <i>A Length Matching Routing Method for Disordered Pins in PCB Design</i> ”
12:20				
Lunch Break (12:20 - 13:50)				

13:50	5S: (Designers' Forum) Car Electronics Organizers: Shinichi Shibahara (Renesas Electronics, Japan), Koji Inoue (Kyushu Univ., Japan) 5S-1: Hidekazu Nishimura (Keio Univ., Japan) “<i>Systems Modeling for Additional Development in Automotive E/E Architecture</i>” 5S-2: Nau Ozaki, Masato Uchiyama, Yasuki Tanabe, Shuichi Miyazaki, Takaaki Sawada, Takanori Tamai, Moriyasu Banno (Toshiba., Japan) “<i>Implementation and Evaluation of Image Recognition Algorithm for An Intelligent Vehicle using Heterogeneous Multi-Core SoC</i>” 5S-3: Khalid Hussein, Akira Fujita, Katsumi Sato (Mitsubishi Electric, Japan) “<i>Trend in Power Devices for Electric and Hybrid Electric Vehicles</i>”	5A: Optimization and Exploration for Caches Chairs: Hiroyuki Tomiyama (Ritsumeikan Univ., Japan), Lin Meng (Ritsumeikan Univ., Japan) 5A-1: Haifeng Xu (Univ. of Pittsburgh, U.S.A.), Yong Li (VMware, U.S.A.), Rami Melhem, Alex K. Jones (Univ. of Pittsburgh, U.S.A.) “<i>Multilane Racetrack Caches: Improving Efficiency Through Compression and Independent Shifting</i>” 5A-2: Zimeng Zhou, Lei Ju, Zhiping Jia, Xin Li (Shandong Univ., China) “<i>Managing Hybrid On-Chip Scratchpad and Cache Memories for Multi-Tasking Embedded Systems</i>” 5A-3: Guantao Liu, Tim Schmidt, Rainer Dömer (Univ. of California, Irvine, U.S.A.), Ajit Dingankar, Desmond Kirkpatrick (Intel, U.S.A.) “<i>Optimizing Thread-to-Core Mapping on Manycore Platforms with Distributed Tag Directories</i>” 5A-4: Mohammad Shihabul Haque, Ang Li (National Univ. of Singapore, Singapore), Qingsong Wei (Data Storage Institute, Singapore), Akash Kumar (National Univ. of Singapore, Singapore) “<i>Accelerating Non-Volatile/Hybrid Processor Cache Design Space Exploration for Application Specific Embedded Systems</i>”	5B: CAD for Analog/RF/Mixed-Signal Design Chairs: Sheldon Tan (Univ. of California, Riverside, U.S.A.), Mark Po-Hung Lin (National Chung Cheng Univ., Taiwan) 5B-1: Ying-Chih Wang, Shihui Yin, Minhee Jun, Xin Li, Larry Pileggi, Tamal Mukherjee, Rohit Negi (Carnegie Mellon Univ., U.S.A.) “<i>Accurate Passivity-Enforced Macromodeling for RF Circuits via Iterative Zero/Pole Update Based on Measurement Data</i>” 5B-2: Volker Meyer zu Bexten, Markus Tristl (Infineon Technologies AG, Germany), Goeran Jerke (Robert Bosch GmbH, Germany), Hartmut Marquardt (Mentor Graphics, Germany), Dina Medhat (Mentor Graphics, Egypt) “<i>Physical Verification Flow for Hierarchical Analog IC Design Constraints</i>” 5B-3: Zhijian Pan, Chuan Qin, Zuochang Ye, Yan Wang (Tsinghua Univ., China) “<i>Automatic Design for Analog/RF Front-End System in 802.11ac Receiver</i>” 5B-4: Qicheng Huang, Xiao Li, Fan Yang, Xuan Zeng (Fudan Univ., China), Xin Li (Fudan Univ., U.S.A.) “<i>SIPredict: Efficient Post-Layout Waveform Prediction via System Identification</i>”	5C: Next-Generation Clock Network Synthesis Chairs: Atsushi Takahashi (Tokyo Inst. of Tech.), David Z. Pan (Univ. of Texas, Austin, U.S.A.) 5C-1: Juyeon Kim, Taewhan Kim (Seoul National Univ., Republic of Korea) “<i>Useful Clock Skew Scheduling Using Adjustable Delay Buffers in Multi-Power Mode Designs</i>” 5C-2: Rickard Ewetz (Purdue Univ., U.S.A.), Shankarshana Janarthanan (NVIDIA, U.S.A.), Cheng-Kok Koh (Purdue Univ., U.S.A.) “<i>A Fast Clock Skew Scheduler</i>” 5C-3: Wulong Liu (Tsinghua Univ., China), Guoqing Chen (Research Lab, Advanced Micro Devices, China), Yu Wang, Huazhong Yang (Tsinghua Univ., China) “<i>Modeling and Optimization of Low Power Resonant Clock Mesh</i>” 5C-4: Seyong Ahn, Minseok Kang (Seoul National Univ., Republic of Korea), Marios Papaefthymiou (Univ. of Michigan, U.S.A.), Taewhan Kim (Seoul National Univ., Republic of Korea) “<i>Synthesis of Resonant Clock Networks Supporting Dynamic Voltage / Frequency Scaling</i>”
15:30	Coffee break (15:30 - 15:50)			

15:50	6S: (Designers' Forum) Panel Discussion: Challenges in the Era of Big-Data Computing Organizers: Koji Inoue (Kyushu Univ., Japan), Koichiro Yamashita (Fujitsu Labs., Japan)	6A: Optimization Techniques for Non-Volatile Memory based Systems Chairs: Guangyu Sun (Peking Univ., China), TBD () 6A-1: Xiaoxiao Liu, Mengjie Mao, Xiuyuan Bi, Hai Li, Yiran Chen (Univ. of Pittsburgh, U.S.A.) <i>“An Efficient STT-RAM-Based Register File in GPU Architectures”</i> 6A-2: Masashi Tawada, Shinji Kimura, Masao Yanagisawa, Nozomu Togawa (Waseda Univ., Japan) <i>“A Bit-Write Reduction Method based on Error-Correcting Codes for Non-Volatile Memories”</i> 6A-3: Mengying Zhao (City Univ. of Hong Kong, Hong Kong), Yuan Xue, Chengmo Yang (Univ. of Delaware, U.S.A.), Chun Jason Xue (City Univ. of Hong Kong, Hong Kong) <i>“Minimizing MLC PCM Write Energy for Free through Profiling-Based State Remapping”</i> 6A-4: Hoda Aghaei Khouzani, Chengmo Yang (Univ. of Delaware, U.S.A.), Jingtong Hu (Oklahoma State Univ., U.S.A.) <i>“Improving Performance and Lifetime of DRAM-PCM Hybrid Main Memory through a Proactive Page Allocation Strategy”</i>	6B: Test for Higher Quality Chairs: Tomokazu Yoneda (NAIST, Japan), Stefan Holst (Kyushu Inst. of Tech.) 6B-1: Songwei Pei, Ye Geng (Beijing Univ. of Chemical Tech., China), Huawei Li (Key Laboratory of Computer System and Architecture, Institute of Computing Technology, China), Jun Liu (Hefei Univ. of Tech., China), Song Jin (North China Electric Power Univ., China) <i>“Enhanced LCCG: A Novel Test Clock Generation Scheme for Faster-than-at-Speed Delay Testing”</i> 6B-2: Kuen-Jong Lee, Liang-Che Li, Wen-Hsuan Hsu (National Cheng Kung Univ., Taiwan), Chun-Lung Hsu (ITRI, Taiwan) <i>“An Efficient 3D-ICs On-chip Testing Framework for Merging TSV with BIST-Based Memory”</i> 6B-3: Nima Aghaei, Zebo Peng, Petru Eles (Linköping Univ., Sweden) <i>“An Integrated Temperature-Cycling Acceleration and Test Technique for 3D Stacked ICs”</i> 6B-4: Sergej Deutsch, Krishnendu Chakrabarty (Duke Univ., U.S.A.) <i>“Software-Based Test and Diagnosis of SoCs Using Embedded and Wide-I/O DRAM”</i>	6C: Reliability Chairs: Xuan Zeng (Fudan Univ., China), Martin Wong (UIUC, U.S.A.) 6C-1: Minjie Lv, Hongbin Sun, Jingmin Xin, Nan-ning Zheng (Xi'an Jiaotong Univ., China) <i>“Logic-DRAM Co-Design to Efficiently Repair Stacked DRAM With Unused Spares”</i> 6C-2: Jiwoo Pak (Cadence Design Systems, U.S.A.), Bei Yu, David Pan (Univ. of Texas, Austin, U.S.A.) <i>“Electromigration-Aware Redundant via Insertion”</i> 6C-3: Yuankai Chen (Synopsys, U.S.A.), Hai Zhou (Northwestern Univ., U.S.A.) <i>“Synthesis of Resilient Circuits from Guarded Atomic Actions”</i> 6C-4: Yen-Lung Chen (National Central Univ., Taiwan), Wei Wu (Univ. of California, Los Angeles, U.S.A.), Chien-Nan Jimmy Liu (National Central Univ., Taiwan), Lei He (Univ. of California, Los Angeles, U.S.A.) <i>“Incremental Latin Hypercube Sampling for Lifetime Stochastic Behavioral Modeling of Analog Circuits”</i>
17:30	Banquet (18:30 - 20:30)			

Thursday, January 22, 2015

Registration (7:30 -)				
9:00	Keynote III Chair: Kunio Uchiyama (Hitachi) Noriko Arai (Professor of Information and Society Research Division, National Institute of Informatics) “ <i>When and how will an AI be smart enough to design?</i> ”			
9:50				
Coffee break (9:50 - 10:15)				
10:15	7S: (Special Session) The Future of Emerging ReRAM Technology Organizers: Guangyu Sun (Peking Univ., China), Yuan Xie (Univ. of California, Santa Barbara, U.S.A.) 7S-1: Amirali Ghofrani, Miguel Lastras, K.-T. Tim Cheng (Univ. of California, Santa Barbara, U.S.A.) “ <i>Toward Large-Scale Access-Transistor-Free Memristive Crossbars</i> ” 7S-2: Meng-Fan Chang, Albert Lee, Chien-Chen Lin (National Tsing Hua Univ., Taiwan), Mon-Shu Ho (National Chung Hsin Univ., Taiwan), Ping-Cheng Chen (I-Shou Univ., Taiwan) “ <i>Read Circuits for Resistive Memory (ReRAM) and Memristor-Based Nonvolatile Logics</i> ” 7S-3: Hagop Nazarian (Crossbar, U.S.A.), Wei Lu (Univ. of Michigan, U.S.A.) “ <i>3D ReRAM with Field Assisted Super-Linear Threshold (FAST) Technology for Super-Dense, Low Power, Low Latency Data Storage Systems</i> ” 7S-4: J. F. Kang, H. T. Li, P. Huang, Z. Chen, B. Gao, X. Y. Liu (Peking Univ., China), Z. Z. Jiang, H.-S. P. Wong (Stanford Univ., U.S.A.) “ <i>Modeling and Design Optimization of RRAM</i> ”	7A: Ensuring the Correctness of System Integration Chairs: Takeshi Matsumoto (Ishitawa National College of Tech.), Akash Kumar (Natioanl Univ. of Singapore, Singapore) 7A-1: Biao Hu, Kai Huang, Gang Chen, Alois Knoll (Tech. Univ. Muenchen TUM, Germany) “ <i>Evaluation of Runtime Monitoring Methods for Real-Time Event Streams</i> ” 7A-2: Li-chun Chen (Ambarella, Taiwan), Hsin-I Wu, Ren-Song Tsay (National Tsing Hua Univ., Taiwan) “ <i>Automatic Timing-Coherent Transactor Generation for Mixed-level Simulations</i> ” 7A-3: Hsuan-Ming Chou, Hong-Chang Wu, Yi-Chiao Chen, Jean Tsao, Shih-Chieh Chang (National Tsing Hua Univ., Taiwan) “ <i>Hybrid Coverage Assertions for Efficient Coverage Analysis Across Simulation and Emulation Environments</i> ” 7A-4: Luis Gabriel Murillo, Robert Lajos Buecs, Daniel Hincapie, Rainer Leupers, Gerd Ascheid (RWTH Aachen Univ., Germany) “ <i>SWAT: Assertion-Based Debugging of Concurrency Issues at System Level</i> ” 7A-5: Che-Wei Chang, Rainer Doemer (Univ. of California, Irvine, U.S.A.) “ <i>Communication Protocol Analysis of Transaction-Level Models Using Satisfiability Modulo Theories</i> ”	7B: Orchestrating Tasks, Cores, and Communication Chairs: Zili Shao (Hong Kong Polytechnic Univ., Hong Kong), Masanori Hashimoto (Osaka Univ., Japan) 7B-1: Laura A Rozo Duque, Chengmo Yang (Univ. of Delaware, U.S.A.) “ <i>Guiding Fault-Driven Runtime Adaption in Multicore Systems through Pre-Optimized Reliability-Aware Task Schedules</i> ” 7B-2: Cheng Tan, Thannirmalai Somu Muthukaruppan, Tulika Mitra (National Univ. of Singapore, Singapore), Lei Ju (Shandong Univ., China) “ <i>Approximation-Aware Scheduling on Heterogeneous Multi-Core Architectures</i> ” 7B-3: Martin Becker (Real-Time Computer Systems, Technical Univ. Munich, Germany), Alejandro Masrur (Software Technology for Embedded Systems, Technical Univ. Chemnitz, Germany), Samarjit Chakraborty (Real-Time Computer Systems, Technical Univ. Munich, Germany) “ <i>Composing Real-Time Applications from Communicating Black-Box Components</i> ” 7B-4: Zaid Al-bayati (McGill Univ., Canada), Qingling Zhao (Zhejiang Univ., China), Ahmed Youssef, Haibo Zeng (McGill Univ., Canada), Zonghua Gu (Zhejiang Univ., China) “ <i>Enhanced Partitioned Scheduling of Mixed-Criticality Systems on Multicore Platforms</i> ” 7B-5: Jiaxing Zhang, Sanyuan Tang, Gunar Schirner (Northeastern Univ., U.S.A.) “ <i>Reducing Dynamic Dispatch Overhead (DDO) of SLDL-Synthesized Embedded Software</i> ”	7C: Design for Manufacturability Chairs: Shigeki Nojima (Toshiba, Japan), Eric J.-W. Fang (MediaTek, Taiwan) 7C-1: Zigang Xiao, Yuelin Du, Martin D.F. Wong (Univ. of Illinois, Urbana-Champaign, U.S.A.), He Yi, H.-S. Philip Wong (Stanford Univ., U.S.A.), Hongbo Zhang (Synopsys, U.S.A.) “ <i>Contact Pitch and Location Prediction for Directed Self-Assembly Template Verification</i> ” 7C-2: Yunfeng Yang, Wai-Shing Luk (Fudan Univ., China), Hai Zhou (Northwestern Univ., U.S.A.), Changhao Yan, Xuan Zeng, Dian Zhou (Fudan Univ., China) “ <i>Layout Decomposition Co-Optimization for Hybrid E-Beam and Multiple Patterning Lithography</i> ” 7C-3: Daifeng Guo, Yuelin Du, Martin D.F. Wong (Univ. of Illinois, Urbana-Champaign, U.S.A.) “ <i>Polynomial Time Optimal Algorithm for Stencil Row Planning in E-Beam Lithography</i> ” 7C-4: Yukihide Kohira (Univ. of Aizu, Japan), Tomomi Matsui (Tokyo Inst. of Tech., Japan), Yoko Yokoyama, Chikaaki Kodama (Toshiba, Japan), Atsushi Takahashi (Tokyo Inst. of Tech., Japan), Shigeki Nojima, Satoshi Tanaka (Toshiba, Japan) “ <i>Fast Mask Assignment Using Positive Semidefinite Relaxation in LELECUT Triple Patterning Lithography</i> ” 7C-5: Shao-Yun Fang (National Taiwan Univ. of Science and Tech., Taiwan), Yi-Shu Tai, Yao-Wen Chang (National Taiwan Univ., Taiwan) “ <i>Layout Decomposition for Spacer-is-Metal (SIM) Self-Aligned Double Patterning</i> ”
12:20				
Lunch Break (12:20 - 13:50)				

13:50	8S: (Designers' Forum) Technology Trend toward 8K Era Organizers: Hiroe Iwasaki (NTT, Japan), Masaitsu Nakajima (Panasonic, Japan) 8S-1: Keiya Motohashi (NetTV Forum, Japan) <i>“The Prospects of Next Generation Television - Japan's Initiative to 2020 -”</i> 8S-2: Takeshi Kumakura (SHARP, Japan) <i>“8K LCD : Technologies and challenges toward the realization of SUPER Hi-VISION TV”</i> 8S-3: Daisuke Murakami, Yuki Soga, Daisuke Imoto, Yoshiharu Watanabe, Takashi Yamada (Panasonic, Japan) <i>“The world's 1st Complete-4K SoC Solution with Hybrid Memory System”</i> 8S-4: Mitsuo Ikeda (NTT, Japan) <i>“H.265/HEVC Encoder for UHDTV”</i>	8A: Exploring Better Architecture of Your Systems Chairs: Rainer Doemer (Univ. of California, Irvine, U.S.A.), Hoesook Yang (Ajou Univ., Republic of Korea) 8A-1: Hongwei Wang (Univ. of Chinese Academy of Sciences, China), Ziyuan Zhu, Jinglin Shi, Yongtao Su (Chinese Academy of Sciences, China) <i>“Accurate and Efficient ACOSSE Regression Modeling for Processor Architecture Design Space Exploration”</i> 8A-2: Josef Schneider, Jorgen Peddersen, Sri Parameswaran (Univ. of New South Wales, Australia) <i>“Speeding Up Single Pass Simulation of PLRU Caches”</i> 8A-3: Xi Zhang, Haris Javaid (Univ. of New South Wales, Australia), Muhammad Shafique (Karlsruhe Inst. of Tech., Germany), Jude Angelo Ambrose (Univ. of New South Wales, Australia), Jörg Henkel (Karlsruhe Inst. of Tech., Germany), Sri Parameswaran (Univ. of New South Wales, Australia) <i>“ADAPT: An ADaptive Manycore Methodology for Software Pipelined Applications”</i> 8A-4: Anastasiia Butko, Rafael Garibotti, Luciano Ost, Vianney Lapotre, Abdoulaye Gamatie, Gilles Sassatelli (LIRMM/CNRS/Univ. of Montpellier II, France), Chris Adeniyi-Jones (ARM, U.K.) <i>“A Trace-Driven Approach for Fast and Accurate Simulation of Manycore Architectures”</i>	8B: Circuit-Level Modeling and Simulation Chairs: Luca Daniel (Massachusetts Inst. of Tech., U.S.A.), Takashi Sato (Kyoto Univ.) 8B-1: Mohammed Shemsu Nesro (Masdar Inst. of Tech., United Arab Emirates), Lizhong Sun (Applied Materials, U.S.A.), Ibrahim (Abe) M. Elfadel (Masdar Inst. of Science and Tech., United Arab Emirates) <i>“Compact Modeling of Microbatteries Using Behavioral Linearization and Model-Order Reduction”</i> 8B-2: Yan Zhu, Sheldon X.-D. Tan (Univ. of California, Riverside, U.S.A.) <i>“GPU-Accelerated Parallel Monte Carlo Analysis of Analog Circuits by Hierarchical Graph-Based Solver”</i> 8B-3: Hyun-Sek Lukas Lee (Leibniz Univ. Hannover, Germany), Matthias Althoff (Tech. Univ. München, Germany), Stefan Hoelldampf, Markus Olbrich, Erich Barke (Leibniz Univ. Hannover, Germany) <i>“Automated Generation of Hybrid System Models for Reachability Analysis of Nonlinear Analog Circuits”</i> 8B-4: Shoichi Iizuka, Yuma Higuchi, Masanori Hashimoto, Takao Onoye (Osaka Univ., Japan) <i>“Area Efficient Device-Parameter Estimation Using Sensitivity-Configurable Ring Oscillator”</i>	8C: Reliable and Trustworthy Electronics Chairs: TBD (), Gang Qu (Univ. of Maryland, U.S.A.) 8C-1: Zelong Sun (Chinese Univ. of Hong Kong, Hong Kong), Li Jiang (Shanghai Jiao Tong Univ., China), Qiang Xu (Chinese Univ. of Hong Kong, Hong Kong), Zhaobo Zhang, Zhiyuan Wang, Xinli Gu (Huawei Technologies, U.S.A.) <i>“On Test Syndrome Merging for Reasoning-Based Board-Level Functional Fault Diagnosis”</i> 8C-2: Mojtaba Ebrahimi, Razi Seyyedi, Liang Chen, Mehdi Tahoori (Karlsruhe Inst. of Tech., Germany) <i>“Event-driven Transient Error Propagation: A Scalable and Accurate Soft Error Rate Estimation Approach”</i> 8C-3: Shivam Bhasin (Telecom Paristech, France), Daisuke Fujimoto, Makoto Nagata (Kobe Univ., Japan), Jean-Luc Danger (Telecom Paristech, France) <i>“A Novel Methodology for Testing Hardware Security and Trust Exploiting On-Chip Power Noise Measurement”</i> 8C-4: Nicole Lesperance, Shrikant Kulkarni, Kwang-Ting Cheng (UC Santa Barbara, U.S.A.) <i>“Hardware Trojan Detection Using Exhaustive Testing of k-bit Subspaces”</i>
15:30	Coffee break (15:30 - 15:50)			

15:50	9S: (Designers' Forum) Panel Discussion: IP base SoC design and IP design innovation Organizers: Nobuyuki Nishiguchi (Cadence Design Systems, Japan), Toshihiro Hattori (Renesas System Design, Japan)	9A: Power/Thermal Management and Modeling Chairs: Donghwa Shin (Yeungnam Univ., Republic of Korea), Takashi Nakada (Univ. of Tokyo, Japan) 9A-1: Zih-Ci Huang, Chi-Kang Chen, Ren-Song Tsay (National Tsing Hua Univ., Taiwan) <i>"AROMA: A Highly Accurate Microcomponent-Based Approach for Embedded Processor Power Analysis"</i> 9A-2: Yu Peng, Shouyi Yin, Leibo Liu, Shaojun Wei (Tsinghua Univ., China) <i>"Battery-Aware Mapping Optimization of Loop Nests for CGRAs"</i> 9A-3: Jinho Lee, Junwhan Ahn, Kiyoun Choi (Seoul National Univ., Republic of Korea), Kyungsu Kang (Samsung Electronics, Republic of Korea) <i>"THOR: Orchestrated Thermal Management of Cores and Networks in 3D Many-Core Architectures"</i> 9A-4: Jianlei Yang (Tsinghua Univ., China), Liwei Ma, Kang Zhao (Intel, China), Yici Cai (Tsinghua Univ., China), Tin-Fook Ngai (Intel, China) <i>"Early Stage Real-Time SoC Power Estimation Using RTL Instrumentation"</i>	9B: (Special Session) System-Level Designs and Tools for Multicore Systems Organizer: Chung-Ta King (National Tsing Hua Univ., Taiwan) 9B-1: Qiaosha Zou, Matthew Poremba (Penn State Univ., U.S.A.), Rui He, Wei Yang, Junfeng Zhao (Huawei Shannon Lab, China), Yuan Xie (Univ. of California, Santa Barbara, U.S.A.) <i>"Heterogeneous Architecture Design with Emerging 3D and Non-Volatile Memory Technologies"</i> 9B-2: Zhehui Wang, Jiang Xu, Peng Yang, Xuan Wang, Zhe Wang, Duong H.K. Luan, Zhifei Wang, Haoran Li, Rafael K.V. Maeda, Xiaowen Wu (Hong Kong Univ. of Science and Tech., Hong Kong), Yaoyao Ye, Qinfen Hao (Huawei Technologies, China) <i>"Alleviate Chip I/O Pin Constraints for Multicore Processors through Optical Interconnects"</i> 9B-3: Jing-Jia Liou (National Tsing Hua Univ., Taiwan) <i>"A Fast and Accurate Network-on-Chip Timing Simulator with a Flit Propagation Model"</i> 9B-4: Chih-Tsun Huang (National Tsing Hua Univ., Taiwan) <i>"Application-Level Embedded Communication Tracer for Many-Core Systems"</i>	9C: Building Secure Systems Chairs: Wenjing Rao (Univ. of Illinois, Chicago, U.S.A.), Sandip Ray (Intel, Portland, U.S.A.) 9C-1: Sixing Lu, Minjun Seo, Roman Lysecky (Univ. of Arizona, U.S.A.) <i>"Timing-based Anomaly Detection in Embedded Systems"</i> 9C-2: Carson J Dunbar, Gang Qu (Univ. of Maryland, U.S.A.) <i>"Satisfiability Don't Care Condition Based Circuit Fingerprinting Techniques"</i> 9C-3: Soroush Khaleghi, Kai Zhao, Wenjing Rao (Univ. of Illinois, Chicago, U.S.A.) <i>"IC Piracy Prevention via Design Withholding and Entanglement"</i> 9C-4: Lingxiao Wei, Jie Zhang, Feng Yuan, Yannan Liu (Chinese Univ. of Hong Kong, Hong Kong), Junfeng Fan (Open Security Research, China), Qiang Xu (Chinese Univ. of Hong Kong, Hong Kong) <i>"Vulnerability Analysis for Crypto Devices against Probing Attack"</i>
17:30				

Access to Makuhari Messe

- ASP-DAC 2015 Conference will take place at “International Conference Hall.”



- It is located in Makuhari Messe International Convention Complex.



Visit our web site
<http://www.aspdac.com/>

ASP-DAC 2015 SECRETARIAT
Japan Electronics Show Association
5F Ote Center Bldg.,
1-1-3 Otemachi, Chiyoda-ku, Tokyo 100-0004 Japan
Phone: +81-3-6212-5231 Fax: +81-3-6212-5225
E-mail: aspdac2015-sec@mls.aspdac.com