

A 2.2 μW 15b Incremental Delta-Sigma ADC with Output-Driven Input Segmentation

B. Wang¹, M. K. Law¹, S. Mohamad¹ and A. Bermak^{1,3}

Jan. 26, Tuesday

¹Hong Kong University of Science & Technology ²University of Macau ³Hamad Bin Khalifa University

1S-4 Applications



Architecture vs. Speed and Resolution



"Pipelined A/D Converters: The Basics "; A. Buchwald; Jun. 2015, HKUST Talk.





- $\Box \quad \Delta \Sigma \text{ data converter}$
 - Low speed, high resolution, tolerance to device imperfections
 - Oversampling, noise shaping



Easy to implement, (6L+3)dB SNR increase for every doubling in OSR

"Understanding Delta Sigma Data Converters"; R. Schreier , G. C. Temes; Oct. 2004 Wiley.



Incremental $\Delta\Sigma A/D$



- Incremental A/D characteristics
 - Focus on absolute precision instead of spectral performance
 - Reset before every A/D conversion
 - Interested in residual error, time-domain analysis instead of frequency domain



$$N_{out} = 2^{n_{bit}} \left(V_{IN} / V_{REF} \right) + \varepsilon; \varepsilon \in [-1, 1]$$
 (2^{n_{bit}} + 1) cycles



1S-4 Achieving Higher Energy Efficiency The HONG KONG UNIVERSITY OF SCIENCE

- At circuit level
 - class-AB, dynamic powered OTA, inverter, etc.
- At system level
 - high-order loop filter, multi-bit quantizer, multi-stage noise shaping-MASH, passive integrator, extended counting
 - □ 2-step conversion (i.e. zoom) \rightarrow relaxed integrator



Y. Chae, et. al, "A 6.3 µW 20 bit Incremental Zoom-ADC with 6 ppm INL and 1 µV Offset," IEEE J. Solid-State Circuits, vol. 48, no. 12, pp. 3019 - 3027, Dec. 2013. Chia-Hung Chen, et. al, "A Micro-Power Two-Step Incremental Analog-to-Digital Converter," IEEE J. Solid-State Circuits, vol.50, no.8, pp.1796-1808, Aug. 2015



^{1S-4} Proposed Topology



- Sequential quantization
 - Consists only of oversampling modulator → relaxed input filtering
 - Same hardware \rightarrow matched gain between coarse/fine cycle







+/-1 LSB guard band to protect INL induced transition

Guard Band

1S-4



^{1S-4} I-A/D Modulator



- □ Integrator time-multiplexing
 - w/o CDS, low frequency opamp chopping
 - Half-delay, 2^{nd} -order $\Delta\Sigma$ to suppress limit cycles





^{1S-4} Prototype & Measurement



0.18µm CMOS, 0.12mm² area





Input sweep, x8 averaging at each point



^{1S-4} Performance Summary



Comparison with precision $\Delta\Sigma$ incremental A/D

Topology $\Delta\Sigma$ $\Delta\Sigma + SAR$ $\Delta\Sigma + cyclic$ SAR + $\Delta\Sigma$ $\Delta\Sigma$ Process0.6µm0.18µm0.18µm0.16µm0.16µmChip area2.08mm²3.5mm²0.5mm²0.37mm²0.45mm²Supply3V1.8V21.8V1VPower300µW38.1mW48mW6.3µW20µWT _{conv} 66.7ms1ms43.5µs40ms<0.75msInput range6V2V3.6V1.8V0.7V ^a SNR _{max} 120dB86.3dB72dB119.8dB81.9dBINL (LSB)+/-8.4+/-1<2+/-6.3-0.6/+0.4 ^b FoM _s 164.0dB161.3dB156.8dB182.7dB157.1dBCalibrationNoYesYesYesNo							
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Calibration	No	Yes	Yes	Yes	No	No
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	^b FoM _s	164.0dB	161.3dB	156.8dB	182.7dB	157.1dB	158dB
Topology $\Delta\Sigma$ $\Delta\Sigma + SAR$ $\Delta\Sigma + cyclic$ SAR + $\Delta\Sigma$ $\Delta\Sigma$ Process0.6µm0.18µm0.18µm0.16µm0.16µmChip area2.08mm²3.5mm²0.5mm²0.37mm²0.45mm²Supply3V1.8V21.8V1VPower300µW38.1mW48mW6.3µW20µW T_{conv} 66.7ms1ms43.5µs40ms<0.75ms	INL (LSB)	+/-8.4 @22b	+/-1 @14b	<2 @14	+/-6.3 @20b	-0.6/+0.4 @14b	-2/+1.5 @15b
Topology $\Delta\Sigma$ $\Delta\Sigma + SAR$ $\Delta\Sigma + cyclic$ SAR + $\Delta\Sigma$ $\Delta\Sigma$ Process0.6µm0.18µm0.18µm0.16µm0.16µmChip area2.08mm²3.5mm²0.5mm²0.37mm²0.45mm²Supply3V1.8V21.8V1VPower300µW38.1mW48mW6.3µW20µWT _{conv} 66.7ms1ms43.5µs40ms<0.75ms	${}^{a}SNR_{max}$	120dB	86.3dB	72dB	119.8dB	81.9dB	85dB
Topology $\Delta\Sigma$ $\Delta\Sigma + SAR$ $\Delta\Sigma + cyclic$ SAR + $\Delta\Sigma$ $\Delta\Sigma$ Process0.6µm0.18µm0.18µm0.16µm0.16µmChip area2.08mm²3.5mm²0.5mm²0.37mm²0.45mm²Supply3V1.8V21.8V1VPower300µW38.1mW48mW6.3µW20µWT _{conv} 66.7ms1ms43.5µs40ms<0.75ms	Input range	6V	2V	3.6V	1.8V	0.7V	0.8V
Topology $\Delta\Sigma$ $\Delta\Sigma + SAR$ $\Delta\Sigma + cyclic$ SAR + $\Delta\Sigma$ $\Delta\Sigma$ Process0.6µm0.18µm0.18µm0.16µm0.16µmChip area2.08mm²3.5mm²0.5mm²0.37mm²0.45mm²Supply3V1.8V21.8V1VPower300µW38.1mW48mW6.3µW20µW	T _{conv}	66.7ms	1ms	43.5μs	40ms	<0.75ms	11.7ms
Topology $\Delta\Sigma$ $\Delta\Sigma + SAR$ $\Delta\Sigma + cyclic$ SAR + $\Delta\Sigma$ $\Delta\Sigma$ Process0.6µm0.18µm0.18µm0.16µm0.16µmChip area2.08mm²3.5mm²0.5mm²0.37mm²0.45mm²Supply3V1.8V21.8V1V	Power	300µW	38.1mW	48mW	6.3μW	20µW	2.16µW
Topology $\Delta\Sigma$ $\Delta\Sigma + SAR$ $\Delta\Sigma + cyclic$ SAR + $\Delta\Sigma$ $\Delta\Sigma$ Process0.6µm0.18µm0.18µm0.16µm0.16µmChip area2.08mm²3.5mm²0.5mm²0.37mm²0.45mm²	Supply	3V	1.8V	2	1.8V	1V	1.8V
Topology ΔΣ ΔΣ+SAR ΔΣ+cyclic SAR+ΔΣ ΔΣ Process 0.6μm 0.18μm 0.18μm 0.16μm 0.16μm	Chip area	2.08mm ²	3.5mm ²	0.5mm ²	0.37mm ²	0.45mm ²	0.12mm ²
Topology $\Delta\Sigma$ $\Delta\Sigma + SAR$ $\Delta\Sigma + cyclic$ $SAR + \Delta\Sigma$ $\Delta\Sigma$	Process	0.6µm	0.18µm	0.18µm	0.16µm	0.16µm	0.18 μ m
155C, 00 155C, 10 1CASI, 10 155C, 15 155CC, 155CC, 15 155CC, 155CCC, 155CCC	Topology	ΔΣ	$\Delta\Sigma + SAR$	$\Delta\Sigma$ +cyclic	$SAR + \Delta \Sigma$	ΔΣ	ΔΣ
[V. Quiqu.] [A. Agah] [C.C. Lee] [Y. Chae] [C. Chen].		[V. Quiqu.] JSSC, 06	[A. Agah] JSSC, 10	[C.C. Lee] TCASI, 10	[Y. Chae] JSSC, 13	[C. Chen] ISSCC, 13	This work

^a SNR_{max} = $20 \cdot \log(\frac{\text{Input}_range}{2\sqrt{2}(\text{Input} - \text{referred} - \text{noise}});^{b} \text{FoM}_{s} = \text{SNR}_{max} + 10 \cdot \log(\frac{1}{\text{power} \cdot T_{conv} \cdot 2})$ Thermal FoM

