

A 2.2 μ W 15b Incremental Delta-Sigma ADC with Output-Driven Input Segmentation

B. Wang¹, M. K. Law¹, S. Mohamad¹
and A. Bermak^{1,3}

Jan. 26, Tuesday



¹Hong Kong University of Science & Technology

²University of Macau

³Hamad Bin Khalifa University

Applications

Architecture vs. Speed and Resolution




Sensor Interfaces

- precision
- micro-power
- calibration-less


"Pipelined A/D Converters: The Basics"; A. Buchwald; Jun. 2015, HKUST Talk.

$\Delta\Sigma$ A/D Basics

- $\Delta\Sigma$ data converter
 - Low speed, high resolution, tolerance to device imperfections
 - Oversampling, noise shaping



$$Y(z) = U(z) + (1 - Z^{-1})E(z)$$




- Easy to implement, $(6L+3)$ dB SNR increase for every doubling in OSR

"Understanding Delta Sigma Data Converters"; R. Schreier, G. C. Temes; Oct. 2004 Wiley.

Incremental $\Delta\Sigma$ A/D

- Incremental A/D characteristics
 - Focus on absolute precision instead of spectral performance
 - Reset before every A/D conversion
 - Interested in residual error, time-domain analysis instead of frequency domain




$$N_{out} = 2^{n_{bit}} (V_{IN} / V_{REF}) + \varepsilon; \varepsilon \in [-1, 1]$$

$(2^{n_{bit}} + 1)$ cycles


Achieving Higher Energy Efficiency

- At circuit level
 - class-AB, dynamic powered OTA, inverter, etc.
- At system level
 - high-order loop filter, multi-bit quantizer, multi-stage noise shaping-MASH, passive integrator, extended counting
 - 2-step conversion (i.e. zoom) → relaxed integrator



$$\tau = \frac{1}{2\pi\beta \cdot GBW}$$

System & OTA design




Y. Chae, et. al, "A 6.3 μ W 20 bit Incremental Zoom-ADC with 6 ppm INL and 1 μ V Offset," IEEE J. Solid-State Circuits, vol. 48, no. 12, pp. 3019 - 3027, Dec. 2013.

Chia-Hung Chen, et. al, "A Micro-Power Two-Step Incremental Analog-to-Digital Converter," IEEE J. Solid-State Circuits, vol.50, no.8, pp.1796-1808, Aug. 2015

Proposed Topology

Sequential quantization


- Consists only of oversampling modulator \rightarrow relaxed input filtering
- Same hardware \rightarrow matched gain between coarse/fine cycle



$$\text{SQNR} = 10 \log \left(\frac{V_{\text{REF}}^2 / 8}{E^2 / 12} \right)$$



$$\approx 2 * 20 \log M_3 - 21.6$$

$$+ 20 \log (a_1 b_1 * 2^{D_1 + D_2 + \dots + D_M})$$



Guard Band

- +/-1 LSB guard band to protect INL induced transition error in MSB



$$V_1[M] = a_1 \left\{ \sum_{k=0}^M (V_{IN}[k] - d_i[k]V_{REF}) \right\}$$

$$V_2[M] = a_1 b_1 \sum_{j=0}^{M-1} \sum_{k=0}^j (V_{IN}[k] - d_i[k]V_{REF})$$

$$-b_1 \sum_{j=0}^{M-1} d_i[j]V_{REF}$$



$$\in [-V_{REF}, +V_{REF}]$$

$$\frac{V_{IN}}{V_{REF}} = \frac{2!}{M(M+1)} \sum_{j=0}^{M-1} \sum_{k=0}^j d_i[k] + \frac{1}{a_1} \sum_{j=0}^{M-1} d_i[j]$$




Final Quantization Error

$$E = \frac{4}{M_3(M_3 + 1)} \frac{1}{a_1 b_1} \frac{3V_{REF}}{2^{D1+D2+\dots+D_M}}$$


I-A/D Modulator

- Integrator time-multiplexing
 - w/o CDS, low frequency opamp chopping
 - Half-delay, 2nd-order $\Delta\Sigma$ to suppress limit cycles




Prototype & Measurement



- 0.18 μm CMOS, 0.12mm² area



Test setup: 1.8V supply
25.6kHz clock
18b DAC for input sweep
12b DAC for biasing
Spartan 3 for signal conditioning



- 3.5dBFS (0.95V) with 1.4V reference



- Input sweep, x8 averaging at each point

Performance Summary

Comparison with precision $\Delta\Sigma$ incremental A/D

	[V. Quiqu.] JSSC, 06	[A. Agah] JSSC, 10	[C.C. Lee] TCASI, 10	[Y. Chae] JSSC, 13	[C. Chen] ISSCC, 13	This work
Topology	$\Delta\Sigma$	$\Delta\Sigma$ +SAR	$\Delta\Sigma$ +cyclic	SAR+ $\Delta\Sigma$	$\Delta\Sigma$	$\Delta\Sigma$
Process	0.6 μm	0.18 μm	0.18 μm	0.16 μm	0.16 μm	0.18μm
Chip area	2.08mm ²	3.5mm ²	0.5mm ²	0.37mm ²	0.45mm ²	0.12mm²
Supply	3V	1.8V	2	1.8V	1V	1.8V
Power	300 μW	38.1mW	48mW	6.3 μW	20 μW	2.16 μW
T _{conv}	66.7ms	1ms	43.5 μs	40ms	<0.75ms	11.7ms
Input range	6V	2V	3.6V	1.8V	0.7V	0.8V
^a SNR _{max}	120dB	86.3dB	72dB	119.8dB	81.9dB	85dB
INL (LSB)	+/-8.4 @22b	+/-1 @14b	<2 @14	+/-6.3 @20b	-0.6/+0.4 @14b	-2/+1.5 @15b
^b FoM _s	164.0dB	161.3dB	156.8dB	182.7dB	157.1dB	158dB
Calibration	No	Yes	Yes	Yes	No	No

$${}^a\text{SNR}_{\text{max}} = 20 \cdot \log\left(\frac{\text{Input_range}}{2\sqrt{2}\langle\text{Input-referred-noise}\rangle}\right); {}^b\text{FoM}_s = \text{SNR}_{\text{max}} + 10 \cdot \log\left(\frac{1}{\text{power} \cdot T_{\text{conv}} \cdot 2}\right)$$

Thermal
FoM