Optimization of Behavioral IPs in Multi-Processor System-on-Chips

Yidi Liu and <u>Benjamin Carrion Schafer</u>[#] Department of Electronic and Information Engineering b.carrionschafer@polyu.edu.hk[#]





Outline

- High-Level Synthesis 101
- C-based SoC
- Target Architecture
- Motivational Example
- Behavioral IP (BIP) optimization flow
 - Pre-Step : HLS DSE
 - Step 1: SoC generation
 - Step 2: System files generation
 - Step 3: HLS and Cycle-accurate simulation
 - Step 4: BIPs Optimizations
- Experimental Results
- Summary and Conclusions

High Level Synthesis 101



Benefits of HLS: Automatic Alternative Architecture Generation



Micro-Architectural Design Space Exploration

- Pareto-optimal (dominating) designs
- 3 main exploration knobs:
 - Synthesis attributes (pragmas inserted in source code)
 - Global synthesis options
 - <u>FU number</u>



C-Based SoC

- Commercial Tools provide bus generators (AHB/AXI)
 - Inputs:
 - 1. Masters
 - 2. Slaves
 - 3. Arbiter type (e.g. fixed, round robin)
 - 4. Memory map
 - Outputs
 - 1. Synthesizable C code for bus and bus interface
- After HLS of the entire system → cycle-accurate model is generated





Target Architecture

- Heterogeneous MPSoC
- Memory mapped shared bus
- BIPs instantiated loosely coupled HWAccs slaves
 - Each BIP Optimized for performance separately BUT:
 - Wait for master to start communication
 - Need to wait for arbiter to pass control of bus to return data



Motivational Example

- <u>Observation 1</u>: Different Task mappings for the same system lead have the same area, but different performance.
- <u>Observation 2</u>: There is a design D_M(fit), with same performance, but smaller area than using fastest microarchitecture designs

<u>Objective</u>: Find the smallest micro-architecture of each BIP mapped as a HWacc slave for the fastest SoC configuration (D_M (fit))



Proposed Optimization Flow

- **Pre-Step**: HLS DSE for each BIP in the system.
- **Step 1**: SoC Generation. Generate systems with 1-N masters and different tasks' mappings using <u>fastest</u> BIP micro-architecture.
- **Step 2**: System Generation. Reads bus definition file and creates synthesizable SystemC files of entire system.
- Step 3: Cycle-accurate Simulation. HLS on each process, generates cycle-accurate model, compile (g++) and execute.
- Step 4: BIP Optimization. Read cycle-accurate timing report of each slaves' idle time and select smallest micro-architecture based on slack.



Pre-Step: HLS DSE

- 3 main knobs
 - Synthesis attributes (pragmas inserted in source code)
 - Global synthesis options
 - <u>FU number</u> \rightarrow Used in this work
- Synthesize each BIP without FU constraint file (FCNT) :
 - HLS tool allocates as many FUs to fully parallelize description
 - Generates FCNT indicating the type and number of FUs
- 2. Reduce FCNT file by X % until a single FU of teach time is reached



Step 1 : SoC Generation

- Given *S Slaves* → Generate SoCs for 1 to *S* masters
- For each configuration *m* all possible task mappings
 - Tasks periodically repeating
 - Execution order is not considered → Number of mappings follow Stirling number of second kind S(s,m), with s=Slaves and m=[1,M]masters
- E.g. M=3 (masters), S=4(slaves)

M=3/S=4



	Masters (processors) P									
Mappings	1	2	3	4						
Combinations	{(1, 2, 3, 4)}	$ \{(1), (2, 3, 4)\} \\ \{(2), (1, 3, 4)\} \\ \{(3), (1, 2, 4)\} \\ \{(4), (1, 2, 3)\} \\ \{(1, 2), (3, 4)\} \\ \{(1, 3), (2, 4)\} \\ \{(1, 4), (2, 3)\} $	$ \{(1, 2), (3), (4)\} \\ \{(1, 3), (2), (4)\} \\ \{(1, 4), (2), (3)\} \\ \{(1), (2, 3), (4)\} \\ \{(1), (2, 4), (3)\} \\ \{(1), (2), (3, 4)\} $	{(1), (2), (3), (4)}						

Step 1 : SoC Generation con't

• Inputs:

- BIPs trade-off curves (fastest design used)
- Bus parameters (AHB/AXI, bus bitwidth, arbiter)
- Outputs
 - Bus definition file for bus generator
 - Synthesizable C code for masters and slaves using synthesizable bus read/write APIs
 - Tasks mappings following Sterling number of second kind for each system with unique masters.



Step 2 : System Generation

- Commercial HLS tool bus generator called with :
 - bus definition file generated in step
 - Masters and slaves
- Generates synthesizable files for:
 - Top level module
 - Bus
 - Bus interfaces (masters and slaves)



Step 3 :HLS and Cycle-accurate Simulation

- 1. HLS is a single process synthesis method \rightarrow synthesize each synthesizable process
- 2. Call cycle-accurate model generator
 - <u>Input</u>: the scheduling result of each process
 - <u>Output</u>: cycle-accurate SystemC model of the entire system
- 3. Update slaves' cycle-accurate model to report time when reading, computing or writing data
- 4. Compile (g++) and execute SoC model
- 5. Read timing report of each BIP
 - Read, Write, computation and idle time of each BIP

Step 4 : Slave (BIP) Optimizations

- Computation latency L_i=L_{read}+L_{comp}+L_{write}
- Extract for each BIP smallest idle (waiting) time W_{min}
- New adjusted Latency L_{adj} = floor(L_{comp}+W_{min})



Step 4 : Slave (BIP) Optimizations con't

 Choose micro-architecture with closes smallest latency to new latency



• Re-synthesize and re-simulate the new system with each new micro-architecture

Experimental Setup

- Complex systems based on computationally intensive tasks were formed by grouping individual benchmarks as HWacc
- S2CBench benchmark suite (<u>www.s2cbench.org</u>)
- Experiments run on Intel dual 2.4 GHz Xeon with 16GBytes of RAM running Linux Fedora release 19
- HLS tool NEC's CyberWorkBench v. 5.5
- Target technology Nangate's 45nm's Opencell
- Target synthesis frequency 100MHz

Bench	DSE	S 1	S2	S3	$\mathbf{S4}$	S5	S6	S7	S 8
MD5C	4	1		1	1		1	1	1
Kasumi	4		1		1	1	1		1
Interp	8	1	1		1		1	1	1
FIR	7		1		1	1	1	1	1
Adpcm	3			1		1	1	1	1
Bsort	4	1		1		1		1	1
Tasks		3	3	3	4	4	5	5	6
Designs		16	19	11	18	26	27	26	30

Experimental Results : Area

- OPT IP vs. exhaustive search (BF)
- BF tries all possible micro-architectures of HLS DSE result
- Find the micro-architecture of each BIP for the fastest system
- In all cases same throughput within 1% can be achieved
- On average the area is reduced:
 - BF = 17.43%
 - OPT_IP = 13.21% (~5% larger than BF)

EXP	EXPERIMENTAL RESULTS: AREA COMPARISON BETWEEN EXHAUSTIVE SEARCH (BF) AND PROPOSED METHOD $(OP1 \square F)$ IN $\%$.																
		S1			S2 S3				S4				S5				
Masters	1	2	3	1	2	3	1	2	3	1	2	3	4	1	2	3	4
BF	83.4	84.2	95.8	68.0	69.6	69.8	87.0	88.1	96.4	73.9	74.7	77.3	77.3	93.4	94.3	95.0	97.9
OPT_IP	83.4	95.1	95.8	68.0	69.8	74.6	95.6	96.8	98.3	73.9	82.9	85.6	86.9	93.4	94.3	95.4	98.7
			S6					S7					S	8			Avg.
Masters	1	2	3	4	5	1	2	3	4	5	1	2	3	4	5	6	
BF	79.5	80.1	80.1	82.1	80.1	79.5	80.1	86.5	83.1	82.6	80.6	80.6	81.1	81.0	80.8	80.8	82.6
OPT_IP	79.5	86.4	87.0	91.3	90.3	79.5	85.8	86.7	88.8	90.2	80.6	80.6	86.6	86.6	86.6	89.5	86.8

Experimental Results : Running Time

• OPT_IP is on average ~16x faster than BF

RUNNING TIME RESULTS [MIN]

Bench	S1	S2	S3	S4	S5	S6	S7	S8	Avg
BF	192	622	297	10,518	1,543	2,752	1,666	5,045	2,779
OPT_IP	27	15	20	56	45	170	193	828	169

Summary and Conclusions

- Presented a method to optimize the microarchitecture of BIPs mapped onto heterogeneous MPSoCs as loosely coupled HWAcc.
- Two main advantages of C-Based VLSI design leveraged in this work:
 - 1. HLS DSE to achieve micro-architectures of different characteristics.
 - 2. State of the art HLS tools allow the generate and simulation (cycle-accurate) of entire SoCs.
- Results show that our proposed method leads to good results while being much faster than an exhaustive search.

www.eie.polyu.edu.hk/~schaferb/darclab

