

Routing Path Reuse Maximization for Efficient NV-FPGA Reconfiguration

Yuan Xue, Patrick Cronin, Chengmo Yang and Jingtong Hu

01/27/2016



Outline

Introduction

- NV-FPGA benefits and challenges
- Routing optimization strategy
- Proposed Routing Reuse Optimizations
- Experimental Evaluation
- Conclusion



Self adaptive systems



FPGA offers reconfigurability, flexibility, and low design cost to various embedded systems such as control, signal processing and many other applications areas.



Drawbacks of traditional FPGAs

Unfortunately, traditional **SRAM-based FPGAs** cannot meet increasing design requirements:



Low scalability



Prone to soft error

High leakage power



Volatile





NVM-based FPGA

Non volatile Memories (NVMs) use physical characteristics to represent logic states, such as:

- Phase Change Memory (PCM)
- Ferroelectric RAM (FRAM)

Phase-change material

> Drain via

 Spin Transfer Torque Magnetic RAM (STT-MRAM)



line

Word source



Overcome SRAM limitations?



However, no rose is without a thorn!



Any issues or challenges?

COMPARISON OF SRAM AND VARIOUS NVM CELLS

Туре	Area (F ²)	Read time(ns)	Write time(ns)	Write cycles
SRAM	140	0.2	0.2	10 ¹⁶
PCM	4	12	100	10 ⁹
STT-MRAM	42	35	35	10 ¹²
NOR Flash	10	15	1000	10 ⁵

However, no rose is without a thorn!

Two major issues of NVM FPGA:

- **Slow Writes** make the reconfiguration time non-trivial!
- **Short Endurance** limits device lifetime!



How to solve?

Basic scheme: reduce writes and increase reuse with a bitlevel read-before-write (RBW) strategy



Туре	Read time(ns)	Write time(ns)
SRAM	0.2	→ 0.2
PCM	12 🔶	

Why this works for NVM?

For PCM

Without RBW \rightarrow 4 writes \rightarrow 400ns

With RBW \rightarrow 4 reads+ \rightarrow 148ns 1 write

Great Improvement!

For SRAM

Without RBW \rightarrow 4 writes \rightarrow 0.8ns

With RBW \rightarrow 4 reads+ \rightarrow 1ns 1 write

No benefit!



NV-FPGA

NV-FPGA: Use NVMs as on-chip memories and configurable block units on FPGA.



We target **SBs** – the dominating blocks on the FPGA



Related work on routing optimization

Three categories:

Hierarchical routing match & preserve

- Idea: Construct cluster routing graph, match and preserve route hierarchically
- Related work: M.M Ozdal ICCAD'09, Ching-Yu Chin ICCAD'14

Coarse-grained partial reconfiguration

- Idea: Partition bitstream into dynamic and static parts, reuse static parts under partial reconfiguration framework.
- Related work: E. Vansteenkiste FPL'12, B. Al Farisi FPL'13

Incremental design routing reuse

- Idea: At engineering change order(ECO) stage, compare netlists to find possible reusable metal wire sections, and preserve these metal layer wires.
- Related work: Yun-Ru Wu VLSI-DAT'10, Hsi-An Chien ASP-DAC'14

Proposed work differs from them in:

- Single Path level routing optimization
- Fine-grained bit level reuse, require no partial reconfiguration support
- Can be applied to both highly-similar and dissimilar designs.



Overview





Outline

Introduction

Proposed Routing Reuse Optimizations

- Modeling routing reconfiguration cost
- Identifying & Maximizing reusable path
- Proposed reuse-aware routing algorithm
- Proposed CAD flow
- Experimental Evaluation
- Conclusion



SB Reconfiguration cost

Wilton Switch type





Outline

- Introduction
- Proposed Routing Reuse Optimizations
 - Modeling routing reconfiguration cost
 - Identifying & Maximizing reusable path
 - Proposed reuse-aware routing algorithm
 - Proposed CAD flow
- Experimental Evaluation
- Conclusion



Path Definition and Characterization

Definition: **Path** is a single source-to-sink connection.







Path Definition and Characterization

Definition: Path is a single source-to-sink connection.

Characterization: Path P={(i,j),(SB_{first}...SB_{last})}.

P consists of two sets:

- CLB set: (i,j)→starting point CLBi, ending point CLBj
- SB set: (SB_{first}...SB_{last}) → all SBs that P passes through





Two types of Reusable Paths

Full reuse: P' shares both starting and ending CLBs with P.

Partial reuse: P' shares starting CLB and last SB with P.





Reusable Path Maximization

However, the same starting CLB cannot guarantee path reuse. Starting pin matters!

LUT-to-BLE mapping will result in different path reuse and reconfiguration costs.





Reusable Path Maximization

To maximize path reuse, we exploit LUT-to-BLE mapping flexibilities.

Assume *n* BLEs in each CLB, the problem can be translated to **bipartite graph matching**.





Outline

- Introduction
- Proposed Routing Reuse Optimizations
 - Modeling routing reconfiguration cost
 - Identifying & Maximizing reusable path
 - Proposed reuse-aware routing algorithm
 - Proposed CAD flow
- Experimental Evaluation
- Conclusion



Reuse-aware Routing Algorithm



- Net: **single** source to **multiple** sinks connection.
- Each net contains **several paths** with the **same starting point**.



Proposed three-stage routing algorithm

- Divide resource into two types: general (used for all nets) and dedicated (used by specified net)
- Rank nets by their sink count, route nets with maximum sinks first
- When relax, release related dedicated resources



Input: Netlist, Placement, Reusable paths, Relax threshold ε Output: Routing results

Mark all routing resources rr_node:type = general;

Stage 1: fix reusable path

Stage 2: route other paths

Stage 3: relax related paths

Repeat 2,3 if congesting

s);		
on_limit;loop++)		
ysis and update path critic	ality values;	
	s); on_limit;loop++) lysis and update path critic	s); on_limit;loop++) lysis and update path criticality values;



Outline

- Introduction
- Proposed Routing Reuse Optimizations
 - Modeling routing reconfiguration cost
 - Identifying & Maximizing reusable path
 - Proposed reuse-aware routing algorithm
 - Proposed CAD flow
- Experimental Evaluation
- Conclusion



Original CAD flow





Proposed CAD flow





Outline

- Introduction
- Proposed Routing Reuse Optimizations
- Experimental Evaluation
- Conclusion



Methodology

- FPGA architecture: Altera Stratix IV
- CAD toolkit: VTR 7.0

Experimental configuration

Schemes	Read-before- write Strategy	Reusable Path Identification	Reusable Path Maximization	Reuse-aware Routing
Baseline	+	-	-	-
DIR	+	+	-	+
(ε=1%)				
Proposed	+	+	+	+
(ε=1%)				

DIR: Proposed scheme without reuse maximization

 ϵ : Threshold for reusable path relaxation, path timing within $\epsilon = 1\%$ of critical path will be relaxed.



Methodology

10 MCNC benchmarks, 9 test pairs

	ſ	No	Benchmark	CLB#	LUT#	Net#	Track Width
		1	bigkey	170	1699	829	38
	\leq	2	s298	194	1930	683	30
	5	3	frisc	356	3539	1859	56
	$\mathbf{>}$	4	elliptic	361	3602	1950	48
	\succ	5	spla	369	3690	1866	56
	\succ	6	pdc	458	4575	2292	66
	\succ	7	ex1010	460	4598	2668	62
↓ I	7	8	s38584	635	6177	3697	44
FP9	$\overline{\mathbf{C}}$	9	s38417	636	6042	3613	42
		10	clma	837	8365	4981	66

T



Results 1/3 – Path reuse



Full

Partial path reuse rate



✤ Average "DIR" = 4.3%, "Proposed" = 15.8%.

Partial

II

┿



Total path reuse rate

²⁸



Results 2/3 – SB reconfiguration cost reduction

SB reconfiguration cost = SB reconfiguration writes (in bits) SB reconfiguration cost reduction



- ✤ Average "DIR" = 9.8%, "Proposed" = 24.5%.
- Reconfiguration cost reduction is strongly correlated with reuse rate but not exactly the same, since paths contain different numbers of SBs.



Total path reuse rate



Results 3/3 – Performances with different E





Outline

- Introduction
- Proposed Routing Reuse Optimizations
- Experimental Evaluation
- Conclusion



Conclusion

Challenges:

 NVM-based FPGAs are promising to self-adaptive applications, but slow writes and short endurance of NVMs need to be addressed

Our goal:

• Minimize reconfiguration costs of switch boxes through reuse-aware routing

Our approaches:

- Model SB reconfiguration cost and identify two types of reusable paths
- Maximize path reuse through exploiting LUT-to-BLE mapping flexibilities
- Enhance VTR CAD flow with a reuse-aware routing algorithm

Results Summary:

 Proposed schemes deliver as much as 40% path reuse and 34% reduction in SB reconfiguration cost, within 3.5% overhead in critical path delay.



THE END

Questions are welcome.