
Xing (Sean) Wei

2016-1-28

Easy-logic technology ltd.

•

•



•

•

•


•





Invisible to customers!

Red: added part and
Green: revised part



2TO1
MUX

-

-

-

-

-

formal verification

functional ECO

logic rewiring





**Reverse
Engineering**





**Functional
ECO**



**Logic
Rewiring**







Use OBDD?
SAT?

Exponential

Solving time for a 64-bit multiplier?



Over 10^{20} centuries!



Black Hole


Cases solved in P time





Cases likely “exponential” – the computing “**Black Hole**”

@

Can be solved in P time
for "practical" industrial
circuits




$f \neq g$
 $(RE) f = g$



Efficiently solved in P
time in any condition

Could be
exponential



Wallace tree multiplier

Traditional verification flow:
BDD, SAT



Our "RE-based" scheme

Linear runtime !
in seconds!

Booth multiplier

Exponential!
Over 10^{10} centuries
(for 32-bit case)!


$$(A+B)*C$$

$$A*C+B*C$$



ADDER3

Equivalent!



FA

FA

FA

FA

FA

FA

FA

FA

HA

HA

HA

HA



FA

FA

HA

HA

HA

HA

HA



FA




FA



FA



Global Circuit










120

< 50% cases

black hole







Result produced by commercial engine

Better result produced by our engine

These are g3 and g5?





•

•

•






- similar style
- strategic contrast

performance jump

The coupling algorithm is switched in !




•


•

•

•







- **Input**
- **For** **If** **then** **do**
- **End if**
- **End for** **do**
- **For** **If** **then**
- **End if**
- **End for**



-


-

- Add

-




- Remove






-
-
-
-
-

Logic Optimization and Equivalence Checking
by Implication Analysis,





X. Yang, T.-K. Lam, and Y.-L. Wu, "ECR: A low complexity generalized error cancellation rewiring scheme," DAC2010

61%

14%

Case	Ours		ECO _{1st} at ICCAD2012	
	Patch size	CPU Time	Patch size	CPU Time
open01	0	0	0	0
open02	0	0	0	0
open03	1	18	0	10
open04	0	21	0	10
open05	0	1	0	65
open06	0	24	0	235
.....
hidden17	54	27	111	383
hidden18	55	45	55	126
hidden19	65	48	FAIL	FAIL
hidden20	53	78	117	456
hidden21	73	146	86	498
hidden22	22	28	FAIL	FAIL
<i>total</i>	757	957	1094	6597
<i>ratio1</i>	61%	14%	1	1

-
-
-
-
-
-



Thank You!

