AGARSoC: Automated Test and Coverage-Model Generation for Verification of Accelerator-Rich SoCs

Biruk Mammo, <u>Doowon Lee (Speaker)</u>, Harrison Davis, Yijun Hou, and Valeria Bertacco

Dept. of Electrical Engineering and Computer Science University of Michigan



### Accelerator-Rich System on Chip

#### Intel Atom x5 and x7 Processor Platform (Cherry Trail)



sea of accelerators

## SoC Integration

- 1. Buy a collection of IPs verified independently
- 2. Integrate IPs to create an SoC
- 3. Verify the integrated SoC



#### Interactions among Accelerators



GOAL: identify interactions that are likely to happen & gear verification effort towards them

#### AGARSoC Overview

 Automated Test and Coverage-Model Generation for Verification of Accelerator-Rich SoC

![](_page_4_Figure_2.jpeg)

## Outline

- Introduction
- AGARSoC: accelerator-rich SoC verification

![](_page_5_Figure_3.jpeg)

- Experimental evaluation
- Conclusion

![](_page_6_Figure_0.jpeg)

All units communicate via memory operations

Task execution sequence:

task setup rightarrow data fetching rightarrow result writing rightarrow notification

# Memory Trace Analysis

![](_page_7_Figure_1.jpeg)

# Accelerator Interaction Scenarios

- Interactions among execution classes
  - Execution classes = distinct accelerator patterns
- Two types of interactions

![](_page_8_Figure_4.jpeg)

#### Abstraction Example

![](_page_9_Figure_1.jpeg)

![](_page_10_Figure_0.jpeg)

## Test Generation

![](_page_11_Figure_1.jpeg)

- Multi-threaded, multi-phase test
  - Multiple threads concurrent execution scenarios
  - Multiple phases sequential execution scenarios
- Minimal schedule covering all concurrent and sequential scenarios
- Test-generation configurations
  - What (1) execution classes, (2) concurrent scenarios, and (3) sequential scenarios should be selected?
  - Should inferred sequential scenarios be included?

# Test Generation Example

![](_page_12_Picture_1.jpeg)

![](_page_12_Picture_2.jpeg)

Test-generation setting: "Cover all concurrent and sequential scenarios"

![](_page_12_Figure_4.jpeg)

# Coverage Report

#### Automatically generated along with test

![](_page_13_Figure_2.jpeg)

#### Outline

- Introduction
- AGARSoC: accelerator-rich SoC verification
- Experimental evaluation
  - Experimental setup
  - Runtime
  - Compaction rate
- Conclusion

## Experimental Setup

- Two SoCs modeled (SystemC and RTL)
- SystemCmodel built on SoCLib framework\*
  - 3 cores (ARMv6k), 3 memory modules
  - **3 accelerators** (QPSK modulator, demodulator, FIR filter)
  - 1 shared bus
- RTL model built on Xilinx Vivado<sup>®</sup> design suite
  - 3 cores (MicroBlaze), 1 shared memory
  - 6 accelerators (FIR filter, CIC filter, CORDIC module, convolutional encoder, FFT module, complex multiplier)
  - 2 AXI interconnects
- Custom test-program suites

#### **Test Suites**

#### 5 groups of test programs for SystemC model

| no. | # of programs | description                       |
|-----|---------------|-----------------------------------|
| 1   | 9             | sequential accesses with locks    |
| 2   | 9             | sequential accesses without locks |
| 3   | 9             | concurrent accesses with locks    |
| 4   | 9             | concurrent accesses without locks |
| 5   | 18            | combinations of the four above    |

#### 5 groups of test programs for RTL model

| no. | # of programs | description                         |
|-----|---------------|-------------------------------------|
| 1   | 7             | no synchronization                  |
| 2   | 8             | lock, single-accelerator invocation |
| 3   | 5             | lock, multi-accelerator invocation  |
| 4   | 7             | barrier, redundant computations     |
| 5   | 13            | semaphore synchronization           |

#### Runtime of Generated Tests

![](_page_17_Figure_1.jpeg)

#### **Compaction Rate**—Execution Class

compaction rate of = execution class = total # of accelerator invocations

![](_page_18_Figure_2.jpeg)

#### Compaction Rate— Concurrent and Sequential Scenarios

![](_page_19_Figure_1.jpeg)

#### AGARSoC Conclusions

- Verifying accelerator interactions in SoCs
- Analyzing software behaviors in high-level model to identify high-priority interactions
- Generating compact test to quickly achieve coverage goals
- Future work: data-sharing patterns, other SoCs

# Thank you! Question?

Backup

## Configuring Memory Trace Analysis

![](_page_22_Picture_1.jpeg)

- Minimal engineering effort to specify
  - 1. How to delimit execution from memory trace
  - 2. How to distinguish unique execution classes
- Delimiting execution
  Identifying classes

![](_page_22_Figure_6.jpeg)

#### Discussions

- Flexibility
  - Two different SoCs evaluated in our experiment
  - Applicable to SoCs where memory operations can be observed
- Enhancement
  - Data-sharing patterns
  - Randomize software executions
- Accuracy
  - Different interactions observed in untimed high level
- Bug detection capability
  - Similar to original software