
1S-7: Non-Binary Cyclic ADC with Correlated Level Shifting Technique Hiroyuki Tsuchiya, Tokyo City University

Low cost and PVT robust ADCs are required.



Previous work:


Proposed a non-binary cyclic ADC architecture which is robust to PVT variations.


Design challenge of this work:

Propose Correlated Level Shifting(CLS) technique for cyclic ADC

- Extend the output swing of ADC in low supply voltage.
- Achieve higher SNR with small sampling capacitors.

^{1S-7} Robustness of Proposed Non-binary Cyclic ADC






Tokyo City University

MDAC operation with CLS technique


1S-7




The output swing range of the MDAC can be expanded to achieve higher SNR with small C in low supply voltage.

Tokyo City University

^{1S-7} Proposed CLS technique for Cyclic ADC




Residue voltage is changed due to charge redistribution.




We have solved charge redistribution problem, And the output swing range of the MDAC is extended.

Tokyo City University

Implementation and Measurement Results





- The output swing of the ADC can be doubled by using CLS technique.
- Measurement results validate the effectiveness of proposed CLS technique.