Multi-level Logic Benchmarks: An Exactness Study

Luca Amaru*,

Mathias Soeken[†], Winston Haaswijk[†], Eleonora Testa[†], Patrick Vuillod^{*}, Jiong Luo^{*}, Pierre-Emmanuel Gaillardon[‡], Giovanni De Micheli[†]

*Synopsys Inc., Design Group, Sunnyvale, California, USA †Integrated Systems Laboratory, EPFL, Lausanne, Switzerland ‡LNIS, University of Utah, Salt Lake City, Utah, USA







Outline

Motivation and Background

How to Build Exact (Multi-level) Benchmarks

Measuring the Exact-Heuristic Gap in Synthesis

Conclusions

Outline

Motivation and Background

How to Build Exact (Multi-level) Benchmarks

Measuring the Exact–Heuristic Gap in Synthesis

Conclusions

Benchmarks in EDA

The EDA community heavily relies on benchmarks to evaluate the performance of academic and commercial tools.



Second Strain Strain



Historical Background

ISCAS '85

SYMPOSIUM ON CIRCUITS AND SYSTEMS

The first set of combinational be ISCAS' 85.

Sequential circuits were added in ISCAS' 39 8

🛞 In 1991, all bencl the maintenance



Connecting North Carolina's Future Today

es reported in

tributed under

Historical Background

After MCNC, many other benchmark suites were proposed for some classes of EDA tasks:

hesis was

benchmarks was

- High level synt
- FPGA
- Physical desig
- Testing
- æ ····
- In 2005, a new presented at I\.__
- In 2015, a new set presented at IWLS

Missing feature: Can we compare against exact synthesis results for multi-level benchmarks?

ÉCOLE POLYTECHNIQUE

FÉDÉRALE DE LAUSANNE

Exact-size Benchmarks

- Exact size benchmarks
- TCAD paper 2007
- LEKO and LEKU
 - EKO: known optimum
 - EKU known upper-bound
- Exactness idea: replicate a small circuit, in a special way, with a known optimum solution
 - The composite circuit is also optimal
- LEKU = LEKO collapsing + gate decomposition



Optimality Study of Logic Synthesis for LUT-Based FPGAs

Abstreet-Field-programmable gate-array (FPGA) logic synthesis and technology mapping have been shalled extensively over the part 15 years. However, progress within the last few years has slowed considerably (with some netable exceptions). It scenes natural to then question whether the current logic-combesis and technology-mapping algorithms for FPGA designs are producing near-optimal solutions. Although there are many empirical studies that compare different FPGA synthesistropping algorithms, little is known about how far these algorithms are from the optimal trend that both logic-optimization and technologymapping problems are NP-hard. If we consider area optimization in addition to delay/depth optimization). In this paper, we present a nevel method for conviructing arbitrarily large circuits that have known optimal solutions after technology mapping. Using these circuits and their derivatives (called Logic synthesis Examples with Known Optimal (LEKO) and Legic synthesis Dramples with Known Upper bounds (LEKU), respectively), we show that although leading FPGA technology-mapping algorithms can produce close to aptimal solutions, the results from the entire legic-synthesis flow (logic optimization + mapping) are far from plined. The LEKU circuits were constructed to show where the hale southesis flow can be imperived, while the LEIGO eleculty specifically deal with the performance of the technology mapping, The best industrial and academic FPGA synthesis flows are around 70 times larger in terms of area on average and, in rome cases, as much as 500 times larger on LEKU examples These results clearly indicate that there is much more for flarther research and improvement in FPGA southesis.

Judzy Zeren-Clevalt optimization, circuit synthesis, design automation, field-programmable gate arrays (FFCAs), optimization methods.

1. INTRODUCTION

The DED-PROGRAMMAHIE gate arrays (PRAA) have mapping, Logic openization transforms the current gate-sheet) perific integrated creative (ASICs). PRGAs comint of programanable high, inpra-organic (POL, and routing cleaners, which can be programmed and programmed in the field horizontamic and by PRG-anabing in a mplication in a colls. Several agorthan period for entry the several seve

Measureme research March 10, 2006, research 124, 32, 2006, and Sponshier 12, 256, Thu trock via an appendia part by the Measure Simury Statistic analysis of the Statistic Statistic Statistic Statistic Measure Comparison. Margin Statistic Measurement 10, and Meas Ter, march et al. Measure MCR00 Program. This paper was accommoded by Associate Software & Bargan. The authors are with the Computer Internet Department, University of the statement are with the Computer Internet Department.

California, Los Angoles, CA 2005 55A (2-mail: ong Pranchasht, corry ju 0 mail: edu: Dagod Object Meetilier 10.1109/ICAD 2006.007022

the second statement of the second statements



Fig. 1. Possible anti-minimal mapping solutions, can display antide Mapping solution without lagac optimization. Co Mapping solution with lagic optimization.

capable of implementing any K-input one-output Boolean function.

Given a segister transfer level (RTL) design, the typical FPGA synthesis process consists of RTL elaboration, logic synthesis, and the physical design (layout synthesis) [11]. In this paper, we will focus on logic synthesis, which can be broken. down into two main steps: logic optimization and technology mapping. Logic optimization transforms the carrent gate-level nztwork into an equivalent gate-level network more suitable for technology mapping. Technology mapping transforms the gatelevel network into a network of programmable cells cin our case, these cells are LUTs) by covering the network with these cells. Several algorithms perform logic optimization during technology mapping. As an example, Fig. 1 shows the differand those that do not. By examining the logic function of f, we can see that it just takes the logical AND of all its inputs; thus, by manipulating the circuit, we can reduce the mapping solution by one 4-LUT. Since the size of the circuit will be directly proportional to the price of an FFGA that can implement it, the logic-synthesis step will play an integral role in the design flow.

As IPGA technology gained popularity throughout the 1960s, a large amount of work was publiched that doth with logic synthesis and/or technology mapping of IPVGAs, including Chortle-crif [20], XMag [24], TechMag [31], DAG-map [9],

0278-0076/525-00-0-2007 HEEE

Exact-size Benchmarks

LEKO Example:

C_5 circuit



Motivation For This Work

- If we want to measure the ultimate performance of logic synthesis heuristics, we need exact results for multi-level logic benchmarks
- Exact results and benchmarks for size do exist: LEKO & LEKU
- In this work, we show how to build exact depth benchmarks
 - Measure the ultimate performance of delay-oriented synthesis algorithms and tools
- We provide a non-replicative method to build exact depth, multilevel circuits, with:
 - Non-trivial functionality
 - Non-monotone
 - No disjoint support decomposition

Outline

Motivation and Background

How to Build Exact (Multi-level) Benchmarks

Measuring the Exact–Heuristic Gap in Synthesis

Conclusions

Exact Benchmarks

- Problem: we want to measure the efficiency of heuristic delay optimization techniques, for large circuits with known optimum results
 - Thousands of I/0
 - Tens of thousands of gates
 - Potentially small delay (but large delay as starting point)

Solution: build synthetic benchmarks that are provably optimal

- Avoid trivial cases
- Avoid monotone circuits
- Avoid disjoint support decomposable circuits
- Add extra complexity

Why Synthetic Exact Benchmarks?

- Question: why synthetic exact benchmarks?
- Generating optimum circuits for arbitrary functions is an intractable problem



- Impose complexity constraints on the function but not on the actual functionality
- The logic synthesis version of Heisenberg's uncertainty principle:
 - The more we want to know the functionality a priori, the harder it becomes to know the exact circuit

Balanced-tree Exact Circuits

*

a

b

 $f \equiv abc + abd$

*

С

C

- How to build exact-depth multi-level circuits?
- Let's start from a simple concept and move from there
- Balanced-tree circuits with distinct inputs as leaves are depth optimal by construction
- Intuitively true, easy to prove

Are Balanced-tree Circuits Depth Optimal?

- Proof by contradiction:
- The A balanced tree is a n level implementation for a 2^n variables function.
- So Let's assume it is possible to implement the same function in n-1 levels



The function realized cannot depend on all 2ⁿ variables: hence the contradiction.

Construction Algorithm: v1.0

- Simple algorithm:
- Solution Generate a binary tree with *n* levels, 2^n leaves, $2^n 1$ nodes
- Populate the nodes (randomly) with AND/OR binary operators
- Populate the leaves with distinct primary inputs
- The root of the tree is the primary output



- Problem: the functions implemented are trivial
- Only monotone circuits
- Specialized synthesis algorithms can easily identify such structures

Construction Algorithm: v1.5

Breaking the monotone property:



Disjoint Support Decomposition

- Addressed problem: the functions implemented are not monotone
- Remaining problem: the functions implemented are still easy to synthesize
- Disjoint support decomposition is natively applicable here



Breaking the DSD Property

We need portions of logic with possibly joint support



Breaking the DSD Property

Idea: merge depth optimal tree circuits with shared support!



- Each tree is generated by the previous algorithm
 - Functions are non-monotone

The two trees can be combined with a top binary operator
XOR/XNOR are preferable



- The circuit obtained has:
- \mathfrak{B} 2ⁿ inputs
- n + 1 levels

- The function implemented is:
- Non-monotone
- Not directly DSD decomposable



At most 1 level far from the lower bound



This is true if the cardinality of the functional support is 2^n

More about this in a moment



Can we make the circuit more complex? (\mathbf{a})

Swap inputs of one tree (\mathbf{a})

 (\mathbf{a})

BAD NEWS: we may decrease the cardinality of the functional support Add primary outputs as internal nodes

Functional Support



Verifying the Functional Support

Solution: Check the functional support of the composite circuit

- BDD techniques
- SAT techniques





abc 01> read	examp	le.bl:	if;	strash;	print_supp	-s
Total func su	ipps	=		4.		
Total struct	supps	=		4.		
Sat runs SAT		=		0.		
Sat runs UNSA	λΤ	=		0.		
Simulation	=	0.00	sec			
Traversal	=	0.00	sec			
Fraiging	=	0.00	sec			
SAT	=	0.00	sec			
TOTAL	=	0.00	sec			
abc 03>						

Construction Algorithm: v2.0

Final construction algorithm:

Algorithm 2 Generation of depth-optimal multi-level circuits with joint support. **INPUT:** Complexity measure n **OUTPUT:** Depth-optimal circuit with 2^n inputs. A =Algorithm 1(n); B = Algorithm 1(n);share primary inputs of A and B; create node n that joins roots of A and B; assign node n to a random binary operator; set n as primary output of the composite circuit; verify the functional support of the composite circuit;

Hard to synthesize circuits (non-monotone, non-DSD)

At most 1 level far from the optimum

Exact Benchmark Example

- Example circuit with complexity measure = 4
 - 8 16 inputs
- Result strashed into AIG
- The depth optimality is not guaranteed after strashing



Outline

Motivation and Background

How to Build Exact (Multi-level) Benchmarks

Measuring the Exact-Heuristic Gap in Synthesis

Conclusions

Experiments: Initial Circuits

Starting implementation: BDD-collapsing of exact circuits



Experiments: Sample Testing Flow



Experimental Results

- Use of different delay synthesis techniques
 - Starting point: collapsed BDD
- BSD, AIG, MIG, AIG-strashing of the exact circuit



TABLE I Synthesis Experiments: Logic Depth

Complexity	Sub-opt.	DSD	AIG	MIG	St-Exact
4	19	17	11	11	9
5	62	60	28	22	10
6	126	102	45	- 39	12
7	254	234	98	82	14
8	510	448	165	137	17
9	1022	886	356	243	17
10	2046	1792	1267	1182	19

Exponential gap between known optimal results and heuristics

Experimental Results

Same setup, reporting size values:



TABLE II Synthesis Experiments: Logic Size

Complexity	Sub-opt.	DSD	AIG	MIG	St-Exact
4	235	175	154	164	51
5	524	517	331	686	97
6	1176	961	801	1351	204
7	2881	2648	2081	6236	411
8	5145	4563	3218	8893	818
9	16752	19541	17184	51278	1564
10	634806	468735	269432	275052	3110

Exponential gap also for size

Limit for scalability: BDD collapsing

- 1024 inputs already has a 0.6M nodes BDD
- After that, collapsing becomes difficult and BDD-size is out of scale

Outline

Motivation and Background

How to Build Exact (Multi-level) Benchmarks

Measuring the Exact–Heuristic Gap in Synthesis

Conclusions

Conclusions and Future Research

- We presented a method to generate exact-depth multilevel benchmarks
 - Non-trivial functionality: non-monotone, non-DSD
 - Benchmark generation is efficient
 - Circuits with less than 2¹⁰ inputs can be generated in matter of seconds
 - Circuits with more than 2¹⁰ inputs can be generated in matter of minutes
 - Bottleneck is functional support check
- We proved an exponential gap between known optimal results and heuristics
 - More research is still needed in logic synthesis!
- Future research will consider:
 - More control on the implemented logic function in the exact benchmark
 - Possibility to embed specific functions, or function classes, frequently appearing in practical designs
 - More scalable collapsing
 - Hybrid BDD/SAT based collapsing 33

Questions?

Thank you for your attention!