Hybrid Analysis of SystemC Models for Fast and Accurate Parallel Simulation

<u>Tim Schmidt</u>, Guantao Liu, and Rainer Dömer Center for Embedded and Cyber-physical Systems University of California, Irvine, USA







- Compiler driven strategy for parallelization
 - 1. Identify the module hierarchy







- Compiler driven strategy for parallelization
 - 1. Identify the module hierarchy
 - 2. Partition the simulation threads in segments



6

- Compiler driven strategy for parallelization
 - 1. Identify the module hierarchy
 - 2. Partition the simulation threads in segments
 - 3. Instrument source code for the parallel simulator



Outline

- Problem Definition
- Hybrid Analysis
- Library Handling
- Experiments
- Conclusion

8

Problem Definition

Parallel simulation requires static analysis

- 1. Designs with libraries cannot be analyzed (source code needed)
- 2. Dynamic resizable designs cannot be considered (new operator)



Basic idea:

- We replace static analysis with hybrid analysis
- We introduce dedicated library handling

• Hybrid Analysis = Dynamic Analysis + Static Analysis

Dynamic Analysis

- Simulate design until evaluation phase
- Write design structure in a file
- Static Analysis
 - Perform regular static analysis
 - Use dynamic analysis results to support static





design.cpp with command line parameters Instrumented design for 1. Dynamic Design Analysis 2. Execute instrumented design **RISC** Instrumentor Dynamic 3. Perform Static Conflict Analysis Design Analysis g++ **RISC** Parallelizer



- Libraries provide only interfaces, no source code
- Only header files are available
- Static analysis cannot identify wait statements in libraries
- Static analysis cannot instrument wait statements in libraries
- We provide annotation scheme for functions Example: #pragma RISC no-wait void foo();

How can we pass information to the simulator without modify the library?





• User domain source code is available



- 3rd party libraries provide only interfaces
- Changes and instrumentation is not possible



- Standard libraries provide only interfaces
- Changes and instrumentation is not possible



• RISC simulator with support for parallel SystemC







• wait() calls are synchronization points between the model and the simulator





- RISC needs the segment ID to schedule the next segment
- We cannot instrument library code



- We attach the upcoming segment ID with the thread local data
- We instrument setID() and getID()
- wait() calls do not change anymore

(c) 2017 T. Schmidt et. al. , CECS

26

- Simulation of a Network-on-Chip particle simulator
 - 65 modules
 - 176 channels
 - # cores $5x5 \rightarrow 8x8$
 - # particles $10k \rightarrow 60k$
- Simulation Host: Intel Xeon E3-1240 with 4 cores and 2 threads per core
- Simulation results 100% accurate with sequential simulation

Experiments

	Time (in sec.)		Speedup			
5x5	160.20	53.77	2.56x	3.58x	3.25x	2.97x
6x6	126.53	29.09	2.80x	4.88x	5.04x	4.34x
7x7	117.46	24.11	2.32x	3.91x	5.01x	4.87x
8x8	108.40	16.96	2.07x	4.12x	6.05x	6.39x
Particles	seq. 60k	par. 60k	10k	20k	40k	60k



Conclusion

- Traditional Parallel Discrete Event Simulation has limitations
- We propose
 - Hybrid analysis of models
 - Library support for parallel simulation
- Our experiments
 - NoC particle simulator
 - Flexible number of cores $5x5 \rightarrow 8x8$
 - Maintaining 100% accuracy
 - Speedup up to 6.39x