Algorithm for Synthesis and Exploration of Clock spines

Youngchan Kim, Taewhan Kim Department of Electrical and Computer Engineering Seoul National University, Korea yckim@snucad.snu.ac.kr, tkim@ssl.snu.ac.kr

Clock Distribution Network

Clock Tree Low resource consumption Suffers timing variation

Clock Mesh

High resource consumption Tolerance to timing variation

Cross Links

Compromises clock resource with timing variation

Clock spine Another alternative to the clock tree with links



Clock Spine Network Structure



Sinks with stubs Every sink is attached to its nearby spine

Spine buffers Drive clock spines and sinks

Top-level tree

Deliver the clock signal from Source to sink





Overall Synthesis Flow

\bigcirc

Synthesize the clock spine

Spine allocation and placement Stub allocation Buffer allocation

Refine the spine network

Spine merging Spine extension





Algorithm for Synthesizing Clock Spine Networks



Clock Spine Allocation and Placement Problem



 \bigcirc

Given

Placed clock sinks Buffer library *B*

Constraints

- L_{bound}: minimum length of clock spine
- I_{bound}: maximum length of stub wire
- The number of clock spines N

Objective

Generate a clock spine network *S* Minimizes the quantity

$$C(S) = \alpha_1 W L_{sp}(S) + \alpha_2 W L_{st}(S) + \beta B A(S)$$





Slicing Floorplan Optimization Problem



Given

Plane of $m \times n$ grids Cost function f(b) for a rectangle block Parameters

- The number of sliced blocks N



Objective

Generate a slicing floorplan \mathcal{F} by recursively slicing the plane N - 1 times Minimizes the quantity

$$C'^{(\mathcal{F})} = f(b_1) + f(b_2) + \dots + f(b_N)$$



 $C'^{(\mathcal{F})} = f(b_1) + f(b_2) + f(b_3)$

Transformation of CSAP Problem into SFO Problem







Transforming an instance of CSAP problem into an equivalent instance of SFO problem

Assign only one clock spine to one block b

Set cost function $f(b_i)$ for a rectangle block b_i as $c(s_i)$

 $-f(b_i) = c(s_i) = \alpha_1 W L_{sp}(s_i) + \alpha_2 W L_{st}(s_i) + \beta B A(s_i)$

Need "good single spine allocation and placement"

Single Clock Spine Allocation and Placement



Given

A set of clock sinks in a block *b* Buffer library *B* Parameters

- L_{bound}
- I_{bound}

\bigcirc

Objective

Allocate a clock spine *s* to one block Minimizes the quantity

$$f(b_i) = c(s_i)$$

$$= \alpha_1 W L_{sp}(s_i) + \alpha_2 W L_{st}(s_i) + \beta B A(s_i)$$







How to Allocate One Spine to One Block



Spine directions

- Horizontal / Vertical
- Direction with lower cost is selected
- L_{bound}



Stub allocation

Determined by position of spine Sweep the spine back and forth

- Minimize $WL_{st}(.)$ cost
- I_{bound}



Buffer allocation With buffer library *B*

Exhaustive trial

- Set maximum driving capacitance for each buffer in *B*

- Meet slew constraint









Application of SFO Algorithm



Any SFO algorithm can be applied

Simulated annealing (SA) method based on the postfix expression

- proposed by Wong and Liu [16]



Postfix expression of slicing floorplan





[16] D. F. Wong and Cl. L. Liu, "A new algorithm for floorplan design," DAC, 1986.

Application of SFO Algorithm



Move operations

To traverse solution space of SFO problem

- Change the index of operator
- Complement an operator
- Swap operators
- Swap an operator with a bullet

 \bigcirc

Cost function for simulated annealing $C'^{(\mathcal{F})} = f(b_1) + f(b_2) + \dots + f(b_N)$ $- f(b_i) = c(s_i) = \alpha_1 W L_{sp}(s_i) + \alpha_2 W L_{st}(s_i) + \beta B A(s_i)$





Refinement of Clock Spine Network



Isolated clock sinks

Variability vulnerable sinks To convert all isolated clock sinks to unisolated ones





Spine Merging

Merge two nearby spines

- Distance threshold d_{max}
- Resize nearby buffers to drive merged spine

Refinement of Clock Spine Network



Isolated clock sinks

Variability vulnerable sinks To convert all isolated clock sinks to unisolated ones





Spine extension

Extend the spines

- Distance threshold d_{max}
- Insert new buffer to drive extended portion
- Resize nearby buffers to drive extended spine

Experimental Environments



Libraries and benchmarks

PTM 45nm library [18] ISPD 2010 benchmarks [17]



100 Monte Carlo runs for each CDN Synopsys HSPICE simulation



Clock environment

Supply voltage: 1.0V Period: 0.5ns Maximum slew rate: 50ps





Process variation

 $x_i \sim x_i^0 + N(0, \sigma_i^2)$

- x_i^0 : nominal value of random variable x_i

- σ_i : standard deviation of random variable x_i , set to 10% of nominal value



Channel length of buffer

Wire width

Sink input capacitance

Experimental Environments



Clock Tree

Synthesized by [3] Zero skew tree [3] T. Y. Kim and T. Kim, "Clock tree embedding for 3d ics," ASPDAC, 2010.



Clock Mesh with top-level tree

Synthesized by [7] Top-level tree is synthesized by [3] [7] G. Venkataraman, Z. Feng, J. Hu, and P. Li, "Combinatorial algorithms for fast clock mesh optimization," IEEE TVLSI, vol. 18, no. 1, 2010.



Clock Spine with top-level tree

Top-level tree is synthesized by [3]





Global clock skew

Unit: ps Mean value of 100 Monte Carlo runs 38% decreased skew than clock tree 8.7% higher than clock mesh





Total wire length

Unit: µm 5% decreased wire usage than clock tree





Total buffer area

Unit: µm²

15% higher buffer area than clock tree6% usage compared to the clock mesh





Total power consumption

Unit: mW 11% less than clock tree 36% less than clock mesh





Clock spine synthesis considering clock gating



Comparison of results of clock-gating aware clock spine synthesis in [14] and ours Cost function is updated

- $c(s_i) = \alpha_1 W L_{sp}(s_i) + \alpha_2 W L_{st}(s_i) + \beta B A(s_i) + \gamma P W R(s_i)$ 22% less clock skew 40% less wire length 60% less buffer area 45% less power consumption [14] H. Seo, J. Kim, M. Kang, and T. Kim, "Synthesis for power-aware clock spines," ICCAD, 2011.

Conclusions

 \bigcirc

Addressed the problem of automating the synthesis of clock spine networks Never been automated as yet

Clock spine is tolerant to the clock skew variation while using less resource and power Comparable to the clock mesh Q & A